{"id":"https://openalex.org/W2184799168","doi":"https://doi.org/10.1017/s0956796812000214","title":"The Reduceron reconfigured and re-evaluated","display_name":"The Reduceron reconfigured and re-evaluated","publication_year":2012,"publication_date":"2012-07-10","ids":{"openalex":"https://openalex.org/W2184799168","doi":"https://doi.org/10.1017/s0956796812000214","mag":"2184799168"},"language":"en","primary_location":{"id":"doi:10.1017/s0956796812000214","is_oa":true,"landing_page_url":"https://doi.org/10.1017/s0956796812000214","pdf_url":"https://www.cambridge.org/core/services/aop-cambridge-core/content/view/9818E081664ADAFE9F61F1AEDAD0B043/S0956796812000214a.pdf/div-class-title-the-reduceron-reconfigured-and-re-evaluated-div.pdf","source":{"id":"https://openalex.org/S12266929","display_name":"Journal of Functional Programming","issn_l":"0956-7968","issn":["0956-7968","1469-7653"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310311721","host_organization_name":"Cambridge University Press","host_organization_lineage":["https://openalex.org/P4310311721","https://openalex.org/P4310311702"],"host_organization_lineage_names":["Cambridge University Press","University of Cambridge"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Functional Programming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://www.cambridge.org/core/services/aop-cambridge-core/content/view/9818E081664ADAFE9F61F1AEDAD0B043/S0956796812000214a.pdf/div-class-title-the-reduceron-reconfigured-and-re-evaluated-div.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020309469","display_name":"Matthew Naylor","orcid":"https://orcid.org/0000-0001-9827-8497"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"MATTHEW NAYLOR","raw_affiliation_strings":["Department of Computer Science, University of York, York, North Yorkshire, UK (e-mail:"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of York, York, North Yorkshire, UK (e-mail:","institution_ids":["https://openalex.org/I52099693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018902600","display_name":"Colin Runciman","orcid":"https://orcid.org/0000-0002-0151-3233"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"COLIN RUNCIMAN","raw_affiliation_strings":["Department of Computer Science, University of York, York, North Yorkshire, UK (e-mail:"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of York, York, North Yorkshire, UK (e-mail:","institution_ids":["https://openalex.org/I52099693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I52099693"],"apc_list":null,"apc_paid":null,"fwci":0.8879,"has_fulltext":true,"cited_by_count":6,"citation_normalized_percentile":{"value":0.78850307,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"22","issue":"4-5","first_page":"574","last_page":"613"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9251542091369629},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.576244592666626},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5344521403312683},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5118152499198914},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.4935835599899292},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.46271631121635437},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3916410803794861},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35785961151123047},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3476043939590454}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9251542091369629},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.576244592666626},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5344521403312683},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5118152499198914},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.4935835599899292},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.46271631121635437},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3916410803794861},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35785961151123047},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3476043939590454},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1017/s0956796812000214","is_oa":true,"landing_page_url":"https://doi.org/10.1017/s0956796812000214","pdf_url":"https://www.cambridge.org/core/services/aop-cambridge-core/content/view/9818E081664ADAFE9F61F1AEDAD0B043/S0956796812000214a.pdf/div-class-title-the-reduceron-reconfigured-and-re-evaluated-div.pdf","source":{"id":"https://openalex.org/S12266929","display_name":"Journal of Functional Programming","issn_l":"0956-7968","issn":["0956-7968","1469-7653"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310311721","host_organization_name":"Cambridge University Press","host_organization_lineage":["https://openalex.org/P4310311721","https://openalex.org/P4310311702"],"host_organization_lineage_names":["Cambridge University Press","University of Cambridge"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Functional Programming","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.422.878","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.422.878","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/plasma/publications/pdf/NaylorRuncimanJFP12.pdf","raw_type":"text"}],"best_oa_location":{"id":"doi:10.1017/s0956796812000214","is_oa":true,"landing_page_url":"https://doi.org/10.1017/s0956796812000214","pdf_url":"https://www.cambridge.org/core/services/aop-cambridge-core/content/view/9818E081664ADAFE9F61F1AEDAD0B043/S0956796812000214a.pdf/div-class-title-the-reduceron-reconfigured-and-re-evaluated-div.pdf","source":{"id":"https://openalex.org/S12266929","display_name":"Journal of Functional Programming","issn_l":"0956-7968","issn":["0956-7968","1469-7653"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310311721","host_organization_name":"Cambridge University Press","host_organization_lineage":["https://openalex.org/P4310311721","https://openalex.org/P4310311702"],"host_organization_lineage_names":["Cambridge University Press","University of Cambridge"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Functional Programming","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3800699937","display_name":"The Reduceron: high level symbolic computing on FPGA","funder_award_id":"EP/G011052/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G6355521390","display_name":null,"funder_award_id":"EP/G011052/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2184799168.pdf","grobid_xml":"https://content.openalex.org/works/W2184799168.grobid-xml"},"referenced_works_count":27,"referenced_works":["https://openalex.org/W45829939","https://openalex.org/W157835511","https://openalex.org/W239744916","https://openalex.org/W1483063167","https://openalex.org/W1511774439","https://openalex.org/W1543641760","https://openalex.org/W1555915743","https://openalex.org/W1583464938","https://openalex.org/W1595601404","https://openalex.org/W1977503326","https://openalex.org/W2000212732","https://openalex.org/W2004340162","https://openalex.org/W2010544633","https://openalex.org/W2063068243","https://openalex.org/W2073904768","https://openalex.org/W2117682625","https://openalex.org/W2160212452","https://openalex.org/W2160667911","https://openalex.org/W2185433067","https://openalex.org/W2222035011","https://openalex.org/W2398476954","https://openalex.org/W2725179571","https://openalex.org/W2917086952","https://openalex.org/W3142642536","https://openalex.org/W4245078525","https://openalex.org/W4250889026","https://openalex.org/W6711998558"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4385730960","https://openalex.org/W4237840813","https://openalex.org/W2386041993","https://openalex.org/W2128502296","https://openalex.org/W1608572506","https://openalex.org/W1998013902"],"abstract_inverted_index":{"Abstract":[0],"A":[1],"new":[2],"version":[3],"of":[4],"a":[5,39,46,59],"special-purpose":[6],"processor":[7,16,49],"for":[8],"running":[9,50],"lazy":[10],"functional":[11,42],"programs":[12],"is":[13,32],"presented.":[14],"This":[15],"\u2013":[17,20],"the":[18,52,56],"Reduceron":[19,57],"exploits":[21],"parallel":[22],"memories":[23],"and":[24,31],"dynamic":[25],"analyses":[26],"to":[27,38],"increase":[28],"evaluation":[29],"speed,":[30],"implemented":[33],"using":[34],"reconfigurable":[35,54],"hardware.":[36],"Compared":[37],"more":[40],"conventional":[41],"language":[43],"implementation":[44],"targeting":[45],"standard":[47],"RISC":[48],"on":[51],"same":[53],"hardware,":[55],"offers":[58],"significant":[60],"improvement":[61],"in":[62],"run-time":[63],"performance.":[64]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-08-04T08:18:43.703281","created_date":"2025-10-10T00:00:00"}