{"id":"https://openalex.org/W1996653004","doi":"https://doi.org/10.1016/0165-6074(93)90057-r","title":"HP-MODTRANS: A High performance modular transputer architecture","display_name":"HP-MODTRANS: A High performance modular transputer architecture","publication_year":1993,"publication_date":"1993-12-01","ids":{"openalex":"https://openalex.org/W1996653004","doi":"https://doi.org/10.1016/0165-6074(93)90057-r","mag":"1996653004"},"language":"en","primary_location":{"id":"doi:10.1016/0165-6074(93)90057-r","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(93)90057-r","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079450585","display_name":"Miroslaw Thor","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087266","display_name":"Institute of Computer Science","ror":"https://ror.org/003fvp964","country_code":"PL","type":"facility","lineage":["https://openalex.org/I4210087266","https://openalex.org/I99542240"]},{"id":"https://openalex.org/I99542240","display_name":"Polish Academy of Sciences","ror":"https://ror.org/01dr6c206","country_code":"PL","type":"funder","lineage":["https://openalex.org/I99542240"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Miroslaw Thor","raw_affiliation_strings":["Institute of Computer Science, Polish Academy of Sciences 01\u2013237 Warsaw, ul. Ordona 21, Poland"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, Polish Academy of Sciences 01\u2013237 Warsaw, ul. Ordona 21, Poland","institution_ids":["https://openalex.org/I99542240","https://openalex.org/I4210087266"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045161414","display_name":"T. Kalinowski","orcid":null},"institutions":[{"id":"https://openalex.org/I99542240","display_name":"Polish Academy of Sciences","ror":"https://ror.org/01dr6c206","country_code":"PL","type":"funder","lineage":["https://openalex.org/I99542240"]},{"id":"https://openalex.org/I4210087266","display_name":"Institute of Computer Science","ror":"https://ror.org/003fvp964","country_code":"PL","type":"facility","lineage":["https://openalex.org/I4210087266","https://openalex.org/I99542240"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Tomasz Kalinowski","raw_affiliation_strings":["Institute of Computer Science, Polish Academy of Sciences 01\u2013237 Warsaw, ul. Ordona 21, Poland"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, Polish Academy of Sciences 01\u2013237 Warsaw, ul. Ordona 21, Poland","institution_ids":["https://openalex.org/I99542240","https://openalex.org/I4210087266"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5079450585"],"corresponding_institution_ids":["https://openalex.org/I4210087266","https://openalex.org/I99542240"],"apc_list":null,"apc_paid":null,"fwci":0.4787,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.69440596,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"39","issue":"2-5","first_page":"59","last_page":"63"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transputer","display_name":"Transputer","score":0.9802068471908569},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.869870126247406},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7892063856124878},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.5665118098258972},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5543029308319092},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5195837020874023},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.5182014107704163},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4347617030143738},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32581961154937744},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12494906783103943},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08196306228637695},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.059945136308670044}],"concepts":[{"id":"https://openalex.org/C2778319340","wikidata":"https://www.wikidata.org/wiki/Q776861","display_name":"Transputer","level":2,"score":0.9802068471908569},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.869870126247406},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7892063856124878},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.5665118098258972},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5543029308319092},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5195837020874023},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.5182014107704163},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4347617030143738},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32581961154937744},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12494906783103943},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08196306228637695},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.059945136308670044},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0165-6074(93)90057-r","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0165-6074(93)90057-r","pdf_url":null,"source":{"id":"https://openalex.org/S92214702","display_name":"Microprocessing and Microprogramming","issn_l":"0165-6074","issn":["0165-6074","1878-7061"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessing and Microprogramming","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1993217549","https://openalex.org/W2059850317","https://openalex.org/W2417024538","https://openalex.org/W6648681782"],"related_works":["https://openalex.org/W105768848","https://openalex.org/W2071148424","https://openalex.org/W2797868626","https://openalex.org/W142407627","https://openalex.org/W1931008194","https://openalex.org/W2215847653","https://openalex.org/W599784109","https://openalex.org/W366366381","https://openalex.org/W125155510","https://openalex.org/W83573587"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-01-16T23:16:36.188383","created_date":"2025-10-10T00:00:00"}