{"id":"https://openalex.org/W2040368742","doi":"https://doi.org/10.1016/s1571-0661(05)80443-8","title":"Saxo\u2013rt: Interpreting Esterel Semantic on a Sequential Execution Structure","display_name":"Saxo\u2013rt: Interpreting Esterel Semantic on a Sequential Execution Structure","publication_year":2002,"publication_date":"2002-07-01","ids":{"openalex":"https://openalex.org/W2040368742","doi":"https://doi.org/10.1016/s1571-0661(05)80443-8","mag":"2040368742"},"language":"en","primary_location":{"id":"doi:10.1016/s1571-0661(05)80443-8","is_oa":true,"landing_page_url":"https://doi.org/10.1016/s1571-0661(05)80443-8","pdf_url":null,"source":{"id":"https://openalex.org/S50368787","display_name":"Electronic Notes in Theoretical Computer Science","issn_l":"1571-0661","issn":["1571-0661"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Electronic Notes in Theoretical Computer Science","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://doi.org/10.1016/s1571-0661(05)80443-8","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066837036","display_name":"Etienne Closse","orcid":null},"institutions":[{"id":"https://openalex.org/I19370010","display_name":"Orange (France)","ror":"https://ror.org/035j0tq82","country_code":"FR","type":"company","lineage":["https://openalex.org/I19370010"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Etienne Closse","raw_affiliation_strings":["France Telecom R&D, 28 chemin du Vieux Chene, 38243, Meylan cedex, FRANCE","France T\u00e9l\u00e9com R&D, 28 Chemin du vieux ch\u00eane, 38243 Meylan C\u00e9dex, France"],"affiliations":[{"raw_affiliation_string":"France Telecom R&D, 28 chemin du Vieux Chene, 38243, Meylan cedex, FRANCE","institution_ids":["https://openalex.org/I19370010"]},{"raw_affiliation_string":"France T\u00e9l\u00e9com R&D, 28 Chemin du vieux ch\u00eane, 38243 Meylan C\u00e9dex, France","institution_ids":["https://openalex.org/I19370010"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090960055","display_name":"M. Poize","orcid":null},"institutions":[{"id":"https://openalex.org/I19370010","display_name":"Orange (France)","ror":"https://ror.org/035j0tq82","country_code":"FR","type":"company","lineage":["https://openalex.org/I19370010"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Michel Poize","raw_affiliation_strings":["France Telecom R&D, 28 chemin du Vieux Chene, 38243, Meylan cedex, FRANCE","France T\u00e9l\u00e9com R&D, 28 Chemin du vieux ch\u00eane, 38243 Meylan C\u00e9dex, France"],"affiliations":[{"raw_affiliation_string":"France Telecom R&D, 28 chemin du Vieux Chene, 38243, Meylan cedex, FRANCE","institution_ids":["https://openalex.org/I19370010"]},{"raw_affiliation_string":"France T\u00e9l\u00e9com R&D, 28 Chemin du vieux ch\u00eane, 38243 Meylan C\u00e9dex, France","institution_ids":["https://openalex.org/I19370010"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009881093","display_name":"Jacques Pulou","orcid":null},"institutions":[{"id":"https://openalex.org/I19370010","display_name":"Orange (France)","ror":"https://ror.org/035j0tq82","country_code":"FR","type":"company","lineage":["https://openalex.org/I19370010"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Jacques Pulou","raw_affiliation_strings":["France Telecom R&D, 28 chemin du Vieux Chene, 38243, Meylan cedex, FRANCE","France T\u00e9l\u00e9com R&D, 28 Chemin du vieux ch\u00eane, 38243 Meylan C\u00e9dex, France"],"affiliations":[{"raw_affiliation_string":"France Telecom R&D, 28 chemin du Vieux Chene, 38243, Meylan cedex, FRANCE","institution_ids":["https://openalex.org/I19370010"]},{"raw_affiliation_string":"France T\u00e9l\u00e9com R&D, 28 Chemin du vieux ch\u00eane, 38243 Meylan C\u00e9dex, France","institution_ids":["https://openalex.org/I19370010"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012372924","display_name":"Patrick Venier","orcid":null},"institutions":[{"id":"https://openalex.org/I19370010","display_name":"Orange (France)","ror":"https://ror.org/035j0tq82","country_code":"FR","type":"company","lineage":["https://openalex.org/I19370010"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Patrick Venier","raw_affiliation_strings":["France Telecom R&D, 28 chemin du Vieux Chene, 38243, Meylan cedex, FRANCE","France T\u00e9l\u00e9com R&D, 28 Chemin du vieux ch\u00eane, 38243 Meylan C\u00e9dex, France"],"affiliations":[{"raw_affiliation_string":"France Telecom R&D, 28 chemin du Vieux Chene, 38243, Meylan cedex, FRANCE","institution_ids":["https://openalex.org/I19370010"]},{"raw_affiliation_string":"France T\u00e9l\u00e9com R&D, 28 Chemin du vieux ch\u00eane, 38243 Meylan C\u00e9dex, France","institution_ids":["https://openalex.org/I19370010"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057311717","display_name":"Daniel Weil","orcid":null},"institutions":[{"id":"https://openalex.org/I19370010","display_name":"Orange (France)","ror":"https://ror.org/035j0tq82","country_code":"FR","type":"company","lineage":["https://openalex.org/I19370010"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Daniel Weil","raw_affiliation_strings":["France Telecom R&D, 28 chemin du Vieux Chene, 38243, Meylan cedex, FRANCE","France T\u00e9l\u00e9com R&D, 28 Chemin du vieux ch\u00eane, 38243 Meylan C\u00e9dex, France"],"affiliations":[{"raw_affiliation_string":"France Telecom R&D, 28 chemin du Vieux Chene, 38243, Meylan cedex, FRANCE","institution_ids":["https://openalex.org/I19370010"]},{"raw_affiliation_string":"France T\u00e9l\u00e9com R&D, 28 Chemin du vieux ch\u00eane, 38243 Meylan C\u00e9dex, France","institution_ids":["https://openalex.org/I19370010"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5009881093","https://openalex.org/A5057311717"],"corresponding_institution_ids":["https://openalex.org/I19370010"],"apc_list":null,"apc_paid":null,"fwci":2.4783,"has_fulltext":false,"cited_by_count":50,"citation_normalized_percentile":{"value":0.89574088,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"65","issue":"5","first_page":"80","last_page":"94"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8701722621917725},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.7662016153335571},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6690422296524048},{"id":"https://openalex.org/keywords/compile-time","display_name":"Compile time","score":0.6263895630836487},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5968937277793884},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5212658047676086},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.49337640404701233},{"id":"https://openalex.org/keywords/execution-time","display_name":"Execution time","score":0.434059739112854},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1779317855834961},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.16225025057792664},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.07620459794998169}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8701722621917725},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.7662016153335571},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6690422296524048},{"id":"https://openalex.org/C200833197","wikidata":"https://www.wikidata.org/wiki/Q333707","display_name":"Compile time","level":3,"score":0.6263895630836487},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5968937277793884},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5212658047676086},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.49337640404701233},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.434059739112854},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1779317855834961},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.16225025057792664},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.07620459794998169}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/s1571-0661(05)80443-8","is_oa":true,"landing_page_url":"https://doi.org/10.1016/s1571-0661(05)80443-8","pdf_url":null,"source":{"id":"https://openalex.org/S50368787","display_name":"Electronic Notes in Theoretical Computer Science","issn_l":"1571-0661","issn":["1571-0661"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Electronic Notes in Theoretical Computer Science","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1016/s1571-0661(05)80443-8","is_oa":true,"landing_page_url":"https://doi.org/10.1016/s1571-0661(05)80443-8","pdf_url":null,"source":{"id":"https://openalex.org/S50368787","display_name":"Electronic Notes in Theoretical Computer Science","issn_l":"1571-0661","issn":["1571-0661"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Electronic Notes in Theoretical Computer Science","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1586502670","https://openalex.org/W1875492031","https://openalex.org/W2003647279","https://openalex.org/W2039805140","https://openalex.org/W2079573490","https://openalex.org/W2122805930","https://openalex.org/W2125415493","https://openalex.org/W2146500670","https://openalex.org/W6638832069","https://openalex.org/W6660030960","https://openalex.org/W6670449987"],"related_works":["https://openalex.org/W2371266106","https://openalex.org/W2117382851","https://openalex.org/W650988184","https://openalex.org/W3006505070","https://openalex.org/W2382449560","https://openalex.org/W2767298477","https://openalex.org/W2162410319","https://openalex.org/W2110432562","https://openalex.org/W2137356287","https://openalex.org/W4321184925"],"abstract_inverted_index":{"The":[0,18],"Saxo-rt":[1],"compiler":[2],"implements":[3],"a":[4],"original":[5],"method":[6,19],"for":[7,22],"compiling":[8],"the":[9],"concurrent":[10],"synchronous":[11],"language":[12],"Esterel":[13,60,87],"into":[14,45],"sequential":[15],"C":[16],"code.":[17],"is":[20,43,64,89],"optimized":[21,65],"embedded":[23],"systems":[24],"with":[25,59],"very":[26],"tight":[27],"memory":[28],"and":[29,32],"real-time":[30],"constraints":[31],"shows":[33],"significant":[34],"performance":[35],"improvement":[36],"on":[37,91],"industrial":[38],"size":[39],"examples.":[40],"Source":[41],"code":[42,47,68,77],"sliced":[44],"small":[46],"sequences":[48],"called":[49],"control":[50],"points,":[51],"statically":[52],"scheduled":[53],"so":[54],"as":[55],"to":[56],"be":[57],"compatible":[58],"semantic.":[61],"Speed":[62],"reaction":[63,74],"without":[66],"increasing":[67],"size,":[69],"by":[70],"executing":[71],"at":[72],"each":[73],"only":[75],"active":[76],"sequences.":[78],"In":[79],"this":[80],"paper,":[81],"we":[82],"present":[83],"in":[84],"detail":[85],"how":[86],"semantic":[88],"interpreted":[90],"our":[92],"execution":[93],"structure.":[94]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}