{"id":"https://openalex.org/W1980302095","doi":"https://doi.org/10.1016/s1571-0661(04)80601-7","title":"Applying ELAN Strategies in Simulating Processors over Simple Architectures","display_name":"Applying ELAN Strategies in Simulating Processors over Simple Architectures","publication_year":2002,"publication_date":"2002-12-01","ids":{"openalex":"https://openalex.org/W1980302095","doi":"https://doi.org/10.1016/s1571-0661(04)80601-7","mag":"1980302095"},"language":"en","primary_location":{"id":"doi:10.1016/s1571-0661(04)80601-7","is_oa":true,"landing_page_url":"https://doi.org/10.1016/s1571-0661(04)80601-7","pdf_url":null,"source":{"id":"https://openalex.org/S50368787","display_name":"Electronic Notes in Theoretical Computer Science","issn_l":"1571-0661","issn":["1571-0661"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Electronic Notes in Theoretical Computer Science","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://doi.org/10.1016/s1571-0661(04)80601-7","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043206848","display_name":"Maur\u00edcio Ayala-Rinc\u00f3n","orcid":"https://orcid.org/0000-0003-0089-3905"},"institutions":[{"id":"https://openalex.org/I150729083","display_name":"Universidade de Bras\u00edlia","ror":"https://ror.org/02xfp8v59","country_code":"BR","type":"education","lineage":["https://openalex.org/I150729083"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Mauricio Ayala-Rinc\u00f3n","raw_affiliation_strings":["Departamento de Matem\u00e1tica, Universidade de Bras\u00edlia, Bras\u00edlia D.F., Brasil","Departamento de Matematica, Universidade de Brasilia, Brasilia D.F., Brasil"],"affiliations":[{"raw_affiliation_string":"Departamento de Matem\u00e1tica, Universidade de Bras\u00edlia, Bras\u00edlia D.F., Brasil","institution_ids":["https://openalex.org/I150729083"]},{"raw_affiliation_string":"Departamento de Matematica, Universidade de Brasilia, Brasilia D.F., Brasil","institution_ids":["https://openalex.org/I150729083"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075738000","display_name":"Rinaldi Maya Neto","orcid":null},"institutions":[{"id":"https://openalex.org/I150729083","display_name":"Universidade de Bras\u00edlia","ror":"https://ror.org/02xfp8v59","country_code":"BR","type":"education","lineage":["https://openalex.org/I150729083"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Rinaldi Maya Neto","raw_affiliation_strings":["Departamento de Ci\u00eancia da Computa\u00e7\u00e3o, Universidade de Bras\u00edlia, Bras\u00edlia D.F., Brasil"],"affiliations":[{"raw_affiliation_string":"Departamento de Ci\u00eancia da Computa\u00e7\u00e3o, Universidade de Bras\u00edlia, Bras\u00edlia D.F., Brasil","institution_ids":["https://openalex.org/I150729083"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019378528","display_name":"Ricardo Pezzuol Jacobi","orcid":"https://orcid.org/0000-0002-4520-7641"},"institutions":[{"id":"https://openalex.org/I150729083","display_name":"Universidade de Bras\u00edlia","ror":"https://ror.org/02xfp8v59","country_code":"BR","type":"education","lineage":["https://openalex.org/I150729083"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Ricardo P. Jacobi","raw_affiliation_strings":["Departamento de Ci\u00eancia da Computa\u00e7\u00e3o, Universidade de Bras\u00edlia, Bras\u00edlia D.F., Brasil"],"affiliations":[{"raw_affiliation_string":"Departamento de Ci\u00eancia da Computa\u00e7\u00e3o, Universidade de Bras\u00edlia, Bras\u00edlia D.F., Brasil","institution_ids":["https://openalex.org/I150729083"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042189424","display_name":"Carlos H. Llanos","orcid":"https://orcid.org/0000-0002-0115-4461"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Carlos H. Llanos","raw_affiliation_strings":["IESB, Bras\u00edlia D.F., Brasil"],"affiliations":[{"raw_affiliation_string":"IESB, Bras\u00edlia D.F., Brasil","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037848636","display_name":"Reiner W. Hartenstein","orcid":null},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Reiner W. Hartenstein","raw_affiliation_strings":["Fachbereich Informatik, Universit\u00e4t Kaiserslautern, Kaiserslautern, Germany","Fachbereich Informatik, Universit\u00e4t Kaiserslautern, Kaiserslautern, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Fachbereich Informatik, Universit\u00e4t Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]},{"raw_affiliation_string":"Fachbereich Informatik, Universit\u00e4t Kaiserslautern, Kaiserslautern, Germany#TAB#","institution_ids":["https://openalex.org/I153267046"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5019378528","https://openalex.org/A5037848636","https://openalex.org/A5042189424","https://openalex.org/A5043206848","https://openalex.org/A5075738000"],"corresponding_institution_ids":["https://openalex.org/I150729083","https://openalex.org/I153267046"],"apc_list":null,"apc_paid":null,"fwci":0.8261,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.71223561,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"70","issue":"6","first_page":"84","last_page":"99"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rewriting","display_name":"Rewriting","score":0.9381316900253296},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8507784605026245},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7832196950912476},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.6586565971374512},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.6314777731895447},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6310244798660278},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39616307616233826},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3473699688911438},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2929098606109619},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.16468235850334167}],"concepts":[{"id":"https://openalex.org/C154690210","wikidata":"https://www.wikidata.org/wiki/Q1668499","display_name":"Rewriting","level":2,"score":0.9381316900253296},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8507784605026245},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7832196950912476},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6586565971374512},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.6314777731895447},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6310244798660278},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39616307616233826},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3473699688911438},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2929098606109619},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.16468235850334167},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/s1571-0661(04)80601-7","is_oa":true,"landing_page_url":"https://doi.org/10.1016/s1571-0661(04)80601-7","pdf_url":null,"source":{"id":"https://openalex.org/S50368787","display_name":"Electronic Notes in Theoretical Computer Science","issn_l":"1571-0661","issn":["1571-0661"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Electronic Notes in Theoretical Computer Science","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1016/s1571-0661(04)80601-7","is_oa":true,"landing_page_url":"https://doi.org/10.1016/s1571-0661(04)80601-7","pdf_url":null,"source":{"id":"https://openalex.org/S50368787","display_name":"Electronic Notes in Theoretical Computer Science","issn_l":"1571-0661","issn":["1571-0661"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Electronic Notes in Theoretical Computer Science","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1481460656","https://openalex.org/W1555915743","https://openalex.org/W1566084073","https://openalex.org/W1577093684","https://openalex.org/W1583295953","https://openalex.org/W1683919907","https://openalex.org/W1917425894","https://openalex.org/W1928673936","https://openalex.org/W1973456473","https://openalex.org/W2035652450","https://openalex.org/W2066689215","https://openalex.org/W2089599948","https://openalex.org/W2135050419","https://openalex.org/W2138319635","https://openalex.org/W2725179571","https://openalex.org/W4230919050","https://openalex.org/W4250486818","https://openalex.org/W6628777172"],"related_works":["https://openalex.org/W2120204135","https://openalex.org/W4299818930","https://openalex.org/W2467059325","https://openalex.org/W263998227","https://openalex.org/W2963664616","https://openalex.org/W1761969858","https://openalex.org/W2391854357","https://openalex.org/W4238487776","https://openalex.org/W3114194214","https://openalex.org/W2132512458"],"abstract_inverted_index":{"The":[0],"simulation":[1,106,115],"of":[2,23,48,107,123,127,153,160,173,179],"processors":[3,34,52,63],"over":[4,67,84],"simple":[5],"architectures":[6],"is":[7],"important":[8,124],"for":[9,44,50,98,119,144],"enabling":[10],"test":[11],"and":[12,39,81,147,171,176],"verification":[13,159],"prior":[14],"to":[15,32,55,142,164],"the":[16,21,46,61,85,121,134,154,169,177],"expensive":[17],"implementation":[18],"involved":[19],"in":[20],"development":[22],"new":[24],"hardware":[25,69,125,165],"technologies.":[26],"Arvind's":[27],"group":[28],"has":[29,40],"illustrated":[30],"how":[31,93,112],"describe":[33],"by":[35,182],"term":[36],"rewriting":[37,86,100,113],"systems":[38],"introduced":[41],"a":[42,157],"technique":[43],"proving":[45],"correctness":[47],"specifications":[49,146],"elaborated":[51],"with":[53],"respect":[54],"basic":[56],"ones.":[57],"They":[58],"propose":[59],"that":[60],"described":[62],"should":[64],"be":[65,96,117],"simulated":[66],"standard":[68],"description":[70],"languages":[71],"such":[72,131,167],"as":[73,103,105,132,168],"Verilog,":[74],"after":[75],"translating":[76],"these":[77],"rewrite":[78],"descriptions":[79],"adequately,":[80],"not":[82],"directly":[83],"specifications.":[87],"In":[88],"this":[89],"work":[90],"we":[91,110,136],"show":[92,111],"rewriting-logic":[94],"may":[95,116],"applied":[97],"purely":[99],"based":[101,114],"specification":[102],"well":[104],"processors.":[108,128,184],"Furthermore,":[109],"used":[118,181],"evaluating":[120],"performance":[122],"aspects":[126,161],"Rewriting-logic":[129],"environments":[130],"ELAN,":[133],"one":[135],"use":[137],"here,":[138],"are":[139],"sufficiently":[140],"versatile":[141],"allow":[143],"adequate":[145],"simulations":[148],"which":[149],"through":[150],"easy":[151],"modifications":[152],"strategies":[155],"enable":[156],"dynamic":[158],"intrinsically":[162],"related":[163],"properties":[166],"size":[170],"control":[172],"reorder":[174],"buffers":[175],"method":[178],"predictions":[180],"speculative":[183]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}