{"id":"https://openalex.org/W1993264422","doi":"https://doi.org/10.1016/s1571-0661(04)80468-7","title":"Verification of Asynchronous Circuits using Timed Automata","display_name":"Verification of Asynchronous Circuits using Timed Automata","publication_year":2002,"publication_date":"2002-06-01","ids":{"openalex":"https://openalex.org/W1993264422","doi":"https://doi.org/10.1016/s1571-0661(04)80468-7","mag":"1993264422"},"language":"en","primary_location":{"id":"doi:10.1016/s1571-0661(04)80468-7","is_oa":true,"landing_page_url":"https://doi.org/10.1016/s1571-0661(04)80468-7","pdf_url":null,"source":{"id":"https://openalex.org/S50368787","display_name":"Electronic Notes in Theoretical Computer Science","issn_l":"1571-0661","issn":["1571-0661"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Electronic Notes in Theoretical Computer Science","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://doi.org/10.1016/s1571-0661(04)80468-7","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020750660","display_name":"Marius Bozga","orcid":"https://orcid.org/0000-0003-4412-5684"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Marius Bozga","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"Hou Jianmin","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hou Jianmin","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012209374","display_name":"Oded Maler","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Oded Maler","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5025693758","display_name":"Sergio Yovine","orcid":"https://orcid.org/0000-0002-2737-4382"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Sergio Yovine","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5012209374","https://openalex.org/A5020750660","https://openalex.org/A5025693758"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.1144,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.91900905,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"65","issue":"6","first_page":"47","last_page":"59"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7958885431289673},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.767366886138916},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7587372660636902},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6717706918716431},{"id":"https://openalex.org/keywords/automaton","display_name":"Automaton","score":0.6307933330535889},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5419633388519287},{"id":"https://openalex.org/keywords/timed-automaton","display_name":"Timed automaton","score":0.4692551791667938},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4481389820575714},{"id":"https://openalex.org/keywords/bounded-function","display_name":"Bounded function","score":0.4110642373561859},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3855806887149811},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.37890541553497314},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19771799445152283},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.15338212251663208}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7958885431289673},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.767366886138916},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7587372660636902},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6717706918716431},{"id":"https://openalex.org/C112505250","wikidata":"https://www.wikidata.org/wiki/Q787116","display_name":"Automaton","level":2,"score":0.6307933330535889},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5419633388519287},{"id":"https://openalex.org/C30788636","wikidata":"https://www.wikidata.org/wiki/Q7805517","display_name":"Timed automaton","level":3,"score":0.4692551791667938},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4481389820575714},{"id":"https://openalex.org/C34388435","wikidata":"https://www.wikidata.org/wiki/Q2267362","display_name":"Bounded function","level":2,"score":0.4110642373561859},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3855806887149811},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.37890541553497314},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19771799445152283},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.15338212251663208},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1016/s1571-0661(04)80468-7","is_oa":true,"landing_page_url":"https://doi.org/10.1016/s1571-0661(04)80468-7","pdf_url":null,"source":{"id":"https://openalex.org/S50368787","display_name":"Electronic Notes in Theoretical Computer Science","issn_l":"1571-0661","issn":["1571-0661"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Electronic Notes in Theoretical Computer Science","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.164.6954","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.164.6954","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www-verimag.imag.fr//PEOPLE/Oded.Maler/Papers/async.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.7.8965","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.7.8965","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www-verimag.imag.fr//PEOPLE/Oded.Maler/Papers/async.ps","raw_type":"text"},{"id":"pmh:oai:HAL:hal-00374812v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00374812","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Theory and Practice of Timed Systems TPTS'02, Apr 2002, Grenoble, France. pp.47-59, ⟨10.1016/S1571-0661(04)80468-7⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"doi:10.1016/s1571-0661(04)80468-7","is_oa":true,"landing_page_url":"https://doi.org/10.1016/s1571-0661(04)80468-7","pdf_url":null,"source":{"id":"https://openalex.org/S50368787","display_name":"Electronic Notes in Theoretical Computer Science","issn_l":"1571-0661","issn":["1571-0661"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Electronic Notes in Theoretical Computer Science","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W7832550","https://openalex.org/W1490128362","https://openalex.org/W1491110659","https://openalex.org/W1521052220","https://openalex.org/W1536808451","https://openalex.org/W1543010140","https://openalex.org/W1548132545","https://openalex.org/W1590451542","https://openalex.org/W1793691888","https://openalex.org/W1796268701","https://openalex.org/W1814944153","https://openalex.org/W1829884141","https://openalex.org/W1830600668","https://openalex.org/W1879281873","https://openalex.org/W1929497867","https://openalex.org/W1977272925","https://openalex.org/W2083580665","https://openalex.org/W2101508170","https://openalex.org/W2148684266","https://openalex.org/W2150621341","https://openalex.org/W2151612633","https://openalex.org/W2293601555","https://openalex.org/W4253563042","https://openalex.org/W6600233159","https://openalex.org/W6628710117","https://openalex.org/W6639417163","https://openalex.org/W6650476192","https://openalex.org/W6676051429","https://openalex.org/W6677600507","https://openalex.org/W6683394555"],"related_works":["https://openalex.org/W1948903516","https://openalex.org/W3094139610","https://openalex.org/W937897205","https://openalex.org/W2085028021","https://openalex.org/W4312516786","https://openalex.org/W1993985975","https://openalex.org/W2138474603","https://openalex.org/W4312777494","https://openalex.org/W2187164010","https://openalex.org/W2198316478"],"abstract_inverted_index":{"In":[0],"this":[1],"work":[2],"we":[3,39],"apply":[4],"the":[5,42,48,51,54,59,71,74],"timing":[6,79],"verification":[7],"tool":[8],"OpenKronos,":[9],"which":[10],"is":[11,29],"based":[12],"on":[13],"timed":[14,75],"automata,":[15],"to":[16],"verify":[17],"correctness":[18],"of":[19,26,33,73,81,84],"numerous":[20],"asynchronous":[21],"circuits.":[22,85],"The":[23],"desired":[24],"behavior":[25],"these":[27],"circuits":[28,44],"specified":[30],"in":[31],"terms":[32],"signal":[34],"transition":[35],"graphs":[36],"(STG)":[37],"and":[38,57],"check":[40],"whether":[41],"synthesized":[43],"behave":[45],"correctly":[46],"under":[47],"assumption":[49],"that":[50,58],"inputs":[52],"satisfy":[53],"STG":[55],"conventions":[56],"gate":[60],"delays":[61],"are":[62],"bounded":[63],"between":[64],"two":[65],"given":[66],"numbers.":[67],"Our":[68],"results":[69],"demonstrate":[70],"viability":[72],"automaton":[76],"approach":[77],"for":[78],"analysis":[80],"certain":[82],"classes":[83]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}