{"id":"https://openalex.org/W2065304816","doi":"https://doi.org/10.1016/s1383-7621(98)00061-7","title":"Performance evaluation of a bus-based multistage multiprocessor architecture","display_name":"Performance evaluation of a bus-based multistage multiprocessor architecture","publication_year":2000,"publication_date":"2000-01-01","ids":{"openalex":"https://openalex.org/W2065304816","doi":"https://doi.org/10.1016/s1383-7621(98)00061-7","mag":"2065304816"},"language":"en","primary_location":{"id":"doi:10.1016/s1383-7621(98)00061-7","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s1383-7621(98)00061-7","pdf_url":null,"source":{"id":"https://openalex.org/S127660348","display_name":"Journal of Systems Architecture","issn_l":"1383-7621","issn":["1383-7621","1873-6165"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Systems Architecture","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070993565","display_name":"Andreas Veglis","orcid":"https://orcid.org/0000-0002-0286-2304"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"A. Veglis","raw_affiliation_strings":["Computer Laboratory, School of Journalism and Mass Communication, Aristotle University of Thessaloniki, 54006 Thessaloniki, Greece"],"affiliations":[{"raw_affiliation_string":"Computer Laboratory, School of Journalism and Mass Communication, Aristotle University of Thessaloniki, 54006 Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110415148","display_name":"A. Pombortsis","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"A. Pombortsis","raw_affiliation_strings":["Informatics Department, Aristotle University of Thessaloniki, 54006 Thessaloniki, Greece"],"affiliations":[{"raw_affiliation_string":"Informatics Department, Aristotle University of Thessaloniki, 54006 Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110987067","display_name":"E. Papaefstathiou","orcid":null},"institutions":[{"id":"https://openalex.org/I39555362","display_name":"University of Warwick","ror":"https://ror.org/01a77tt86","country_code":"GB","type":"education","lineage":["https://openalex.org/I39555362"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"E. Papaefstathiou","raw_affiliation_strings":["Parallel Systems Group, Computer Science Department, University of Warwick, UK"],"affiliations":[{"raw_affiliation_string":"Parallel Systems Group, Computer Science Department, University of Warwick, UK","institution_ids":["https://openalex.org/I39555362"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5070993565"],"corresponding_institution_ids":["https://openalex.org/I21370196"],"apc_list":{"value":2800,"currency":"USD","value_usd":2800},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.20563981,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"46","issue":"1","first_page":"39","last_page":"47"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9873999953269958,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9848999977111816,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9305765628814697},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7270731329917908},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6749499440193176},{"id":"https://openalex.org/keywords/multistage-interconnection-networks","display_name":"Multistage interconnection networks","score":0.6674444675445557},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.6078059673309326},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5095560550689697},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4859867990016937},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.45526719093322754},{"id":"https://openalex.org/keywords/network-architecture","display_name":"Network architecture","score":0.4171536862850189},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3779562711715698},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.363874226808548},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.31983131170272827},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07802054286003113}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9305765628814697},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7270731329917908},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6749499440193176},{"id":"https://openalex.org/C2776832011","wikidata":"https://www.wikidata.org/wiki/Q6935099","display_name":"Multistage interconnection networks","level":3,"score":0.6674444675445557},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.6078059673309326},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5095560550689697},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4859867990016937},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.45526719093322754},{"id":"https://openalex.org/C193415008","wikidata":"https://www.wikidata.org/wiki/Q639681","display_name":"Network architecture","level":2,"score":0.4171536862850189},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3779562711715698},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.363874226808548},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.31983131170272827},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07802054286003113},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/s1383-7621(98)00061-7","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s1383-7621(98)00061-7","pdf_url":null,"source":{"id":"https://openalex.org/S127660348","display_name":"Journal of Systems Architecture","issn_l":"1383-7621","issn":["1383-7621","1873-6165"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Systems Architecture","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1927092595","https://openalex.org/W1976459683","https://openalex.org/W1982582410","https://openalex.org/W2005506367","https://openalex.org/W2015913288","https://openalex.org/W2026057846","https://openalex.org/W2040753126","https://openalex.org/W2048948795","https://openalex.org/W2156965875"],"related_works":["https://openalex.org/W2189226368","https://openalex.org/W4321520003","https://openalex.org/W2264708074","https://openalex.org/W2520291760","https://openalex.org/W4243279819","https://openalex.org/W2391376741","https://openalex.org/W1976459683","https://openalex.org/W2163906656","https://openalex.org/W2052491065","https://openalex.org/W2346543366"],"abstract_inverted_index":null,"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}