{"id":"https://openalex.org/W1986988362","doi":"https://doi.org/10.1016/s1383-7621(97)00048-9","title":"Prospects of distributed shared memory for reducing global traffic in shared-bus multiprocessors","display_name":"Prospects of distributed shared memory for reducing global traffic in shared-bus multiprocessors","publication_year":1998,"publication_date":"1998-08-01","ids":{"openalex":"https://openalex.org/W1986988362","doi":"https://doi.org/10.1016/s1383-7621(97)00048-9","mag":"1986988362"},"language":"en","primary_location":{"id":"doi:10.1016/s1383-7621(97)00048-9","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s1383-7621(97)00048-9","pdf_url":null,"source":{"id":"https://openalex.org/S127660348","display_name":"Journal of Systems Architecture","issn_l":"1383-7621","issn":["1383-7621","1873-6165"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Systems Architecture","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058985142","display_name":"Gyungho Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gyungho Lee","raw_affiliation_strings":["Division of Engineering, University of Texas at San Antonio, San Antonio, TX 78249-0665, USA"],"affiliations":[{"raw_affiliation_string":"Division of Engineering, University of Texas at San Antonio, San Antonio, TX 78249-0665, USA","institution_ids":["https://openalex.org/I45438204"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051664875","display_name":"Jinseok Kong","orcid":null},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jinseok Kong","raw_affiliation_strings":["Department of Computer Science, University of Minnesota at Minneapolis, Minneapolis, MN 55455-0159, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Minnesota at Minneapolis, Minneapolis, MN 55455-0159, USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5051664875"],"corresponding_institution_ids":["https://openalex.org/I130238516"],"apc_list":{"value":2800,"currency":"USD","value_usd":2800},"apc_paid":null,"fwci":1.1085,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.7831826,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"44","issue":"11","first_page":"867","last_page":"872"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9103711247444153},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.6908406615257263},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.652032196521759},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.5329576134681702},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5201523900032043},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5192573070526123},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4956778287887573},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4875321090221405},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.4763091802597046},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4724460244178772},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.4681164622306824},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.42886608839035034},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.4251560568809509},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41438382863998413},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3692862093448639},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.349201500415802},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.31627029180526733},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.2516874074935913},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.21372780203819275},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.20258289575576782},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20007705688476562},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.1767667829990387}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9103711247444153},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.6908406615257263},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.652032196521759},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.5329576134681702},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5201523900032043},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5192573070526123},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4956778287887573},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4875321090221405},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.4763091802597046},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4724460244178772},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.4681164622306824},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.42886608839035034},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.4251560568809509},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41438382863998413},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3692862093448639},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.349201500415802},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.31627029180526733},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.2516874074935913},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.21372780203819275},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.20258289575576782},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20007705688476562},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.1767667829990387},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1016/s1383-7621(97)00048-9","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s1383-7621(97)00048-9","pdf_url":null,"source":{"id":"https://openalex.org/S127660348","display_name":"Journal of Systems Architecture","issn_l":"1383-7621","issn":["1383-7621","1873-6165"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Systems Architecture","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.38.6765","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.38.6765","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ftp://ftp-mount.ee.umn.edu/pub/faculty/ghlee/papers/traffic.iasted95.ps.Z","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1525312648","https://openalex.org/W1978980371","https://openalex.org/W1980564950","https://openalex.org/W2100893446","https://openalex.org/W2122100378","https://openalex.org/W2123199776","https://openalex.org/W2127218465","https://openalex.org/W2144147197","https://openalex.org/W2163875126","https://openalex.org/W2176969489","https://openalex.org/W2912976230","https://openalex.org/W6631151287","https://openalex.org/W6644891534","https://openalex.org/W6674989430","https://openalex.org/W6677858760","https://openalex.org/W6678243131","https://openalex.org/W6681169472","https://openalex.org/W6682655245","https://openalex.org/W6684016495"],"related_works":["https://openalex.org/W1797968800","https://openalex.org/W3216777841","https://openalex.org/W2407815036","https://openalex.org/W2243652835","https://openalex.org/W4291186713","https://openalex.org/W1965261831","https://openalex.org/W2764760984","https://openalex.org/W2105141138","https://openalex.org/W1495085183","https://openalex.org/W2157447097"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}