{"id":"https://openalex.org/W2097282355","doi":"https://doi.org/10.1016/s1383-7621(03)00101-2","title":"A scalable single-chip multi-processor architecture with on-chip RTOS kernel","display_name":"A scalable single-chip multi-processor architecture with on-chip RTOS kernel","publication_year":2003,"publication_date":"2003-09-12","ids":{"openalex":"https://openalex.org/W2097282355","doi":"https://doi.org/10.1016/s1383-7621(03)00101-2","mag":"2097282355"},"language":"en","primary_location":{"id":"doi:10.1016/s1383-7621(03)00101-2","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s1383-7621(03)00101-2","pdf_url":null,"source":{"id":"https://openalex.org/S127660348","display_name":"Journal of Systems Architecture","issn_l":"1383-7621","issn":["1383-7621","1873-6165"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Systems Architecture","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058818257","display_name":"B.D. Theelen","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"B.D. Theelen","raw_affiliation_strings":["Information and Communication Systems Group, Faculty of Electrical Engineering, Eindhoven University of Technology, P.O. Box 513, 5600 MB Eindhoven, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Information and Communication Systems Group, Faculty of Electrical Engineering, Eindhoven University of Technology, P.O. Box 513, 5600 MB Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061808874","display_name":"A.C. Verschueren","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A.C. Verschueren","raw_affiliation_strings":["SafeNet B.V., P.O. Box 22, 5260 AA Vught, The Netherlands","SafeNet B.V., P.O. Box 22, 5260 AA Vught, The Netherlands#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SafeNet B.V., P.O. Box 22, 5260 AA Vught, The Netherlands","institution_ids":[]},{"raw_affiliation_string":"SafeNet B.V., P.O. Box 22, 5260 AA Vught, The Netherlands#TAB#","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066573544","display_name":"V.V. Reyes Su\u00e1rez","orcid":null},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"V.V. Reyes Su\u00e1rez","raw_affiliation_strings":["Applied Microelectronics Research Institute, University of Las Palmas de Gran Canaria, 35017 Las Palmas, Canary Islands, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Applied Microelectronics Research Institute, University of Las Palmas de Gran Canaria, 35017 Las Palmas, Canary Islands, Spain","institution_ids":["https://openalex.org/I119635470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103583387","display_name":"M.P.J. Stevens","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"M.P.J. Stevens","raw_affiliation_strings":["Information and Communication Systems Group, Faculty of Electrical Engineering, Eindhoven University of Technology, P.O. Box 513, 5600 MB Eindhoven, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Information and Communication Systems Group, Faculty of Electrical Engineering, Eindhoven University of Technology, P.O. Box 513, 5600 MB Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015901595","display_name":"Antonio N\u00fa\u00f1ez","orcid":"https://orcid.org/0000-0003-1295-1594"},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Nu\u00f1ez","raw_affiliation_strings":["Applied Microelectronics Research Institute, University of Las Palmas de Gran Canaria, 35017 Las Palmas, Canary Islands, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Applied Microelectronics Research Institute, University of Las Palmas de Gran Canaria, 35017 Las Palmas, Canary Islands, Spain","institution_ids":["https://openalex.org/I119635470"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5058818257"],"corresponding_institution_ids":["https://openalex.org/I83019370"],"apc_list":{"value":2800,"currency":"USD","value_usd":2800},"apc_paid":null,"fwci":0.4967,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.73148108,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"49","issue":"12-15","first_page":"619","last_page":"639"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8630955219268799},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6837616562843323},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6747693419456482},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5515694618225098},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5467149615287781},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5463055968284607},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5317211151123047},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5298727750778198},{"id":"https://openalex.org/keywords/real-time-operating-system","display_name":"Real-time operating system","score":0.5200666785240173},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4905978739261627},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4350891709327698},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4308621287345886},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4123353362083435},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2446015179157257},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20734623074531555}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8630955219268799},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6837616562843323},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6747693419456482},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5515694618225098},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5467149615287781},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5463055968284607},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5317211151123047},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5298727750778198},{"id":"https://openalex.org/C28472234","wikidata":"https://www.wikidata.org/wiki/Q213666","display_name":"Real-time operating system","level":2,"score":0.5200666785240173},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4905978739261627},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4350891709327698},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4308621287345886},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4123353362083435},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2446015179157257},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20734623074531555},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1016/s1383-7621(03)00101-2","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s1383-7621(03)00101-2","pdf_url":null,"source":{"id":"https://openalex.org/S127660348","display_name":"Journal of Systems Architecture","issn_l":"1383-7621","issn":["1383-7621","1873-6165"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Systems Architecture","raw_type":"journal-article"},{"id":"pmh:oai:pure.tue.nl:publications/2a1d7eb5-5a64-49b1-9d10-36165eb53cef","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/2a1d7eb5-5a64-49b1-9d10-36165eb53cef","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Theelen, B D, Verschueren, A C, Reyes Suarez, V V, Stevens, M P J & Nunez, A 2003, 'A scalable single-chip multi-processor architecture with on-chip RTOS kernel', Journal of Systems Architecture, vol. 49, no. 12-15, pp. 619-639. https://doi.org/10.1016/S1383-7621(03)00101-2","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:library.tue.nl:680341","is_oa":false,"landing_page_url":"http://repository.tue.nl/680341","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1383-7621","raw_type":"Article / Letter to the editor"},{"id":"pmh:tue:oai:pure.tue.nl:publications/2a1d7eb5-5a64-49b1-9d10-36165eb53cef","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/2a1d7eb5-5a64-49b1-9d10-36165eb53cef","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Journal of Systems Architecture, 49(12-15), 619 - 639. Elsevier","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4000000059604645}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1499849351","https://openalex.org/W1559085465","https://openalex.org/W1576223624","https://openalex.org/W2072163596","https://openalex.org/W2078495071","https://openalex.org/W2106652079","https://openalex.org/W2123772103","https://openalex.org/W2150489241","https://openalex.org/W2160642395","https://openalex.org/W2162660599","https://openalex.org/W2172252595","https://openalex.org/W4231573450","https://openalex.org/W4240753366","https://openalex.org/W4243920590","https://openalex.org/W4285719527","https://openalex.org/W6634188216","https://openalex.org/W6668342612","https://openalex.org/W6670305467","https://openalex.org/W6675997542","https://openalex.org/W6678441385","https://openalex.org/W6682486668","https://openalex.org/W6685376479","https://openalex.org/W6752329670"],"related_works":["https://openalex.org/W39373273","https://openalex.org/W2098026815","https://openalex.org/W2390545901","https://openalex.org/W2351709090","https://openalex.org/W2735012529","https://openalex.org/W2013388867","https://openalex.org/W1604566864","https://openalex.org/W4234690636","https://openalex.org/W2500040382","https://openalex.org/W145786743"],"abstract_inverted_index":null,"counts_by_year":[{"year":2013,"cited_by_count":2}],"updated_date":"2026-05-08T15:41:06.802602","created_date":"2025-10-10T00:00:00"}