{"id":"https://openalex.org/W2028469062","doi":"https://doi.org/10.1016/s1383-7621(03)00070-5","title":"Fast and compact sequential circuits for the FPGA-based reconfigurable systems","display_name":"Fast and compact sequential circuits for the FPGA-based reconfigurable systems","publication_year":2003,"publication_date":"2003-07-16","ids":{"openalex":"https://openalex.org/W2028469062","doi":"https://doi.org/10.1016/s1383-7621(03)00070-5","mag":"2028469062"},"language":"en","primary_location":{"id":"doi:10.1016/s1383-7621(03)00070-5","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s1383-7621(03)00070-5","pdf_url":null,"source":{"id":"https://openalex.org/S127660348","display_name":"Journal of Systems Architecture","issn_l":"1383-7621","issn":["1383-7621","1873-6165"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Systems Architecture","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109220541","display_name":"L. J\u00f3\u017awiak","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"L. J\u00f3\u017awiak","raw_affiliation_strings":["Faculty of Electrical Engineering, Eindhoven University of Technology, EH 9.24, P.O. Box 513, Den Dolech 2, 5600 MB Eindhoven, The Netherlands","Faculty of Electrical Engineering, Eindhoven University of Technology, EH 9.24, P.O. Box 513, Den Dolech 2, 5600 MB Eindhoven, The Netherlands#TAB#"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Eindhoven University of Technology, EH 9.24, P.O. Box 513, Den Dolech 2, 5600 MB Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I83019370"]},{"raw_affiliation_string":"Faculty of Electrical Engineering, Eindhoven University of Technology, EH 9.24, P.O. Box 513, Den Dolech 2, 5600 MB Eindhoven, The Netherlands#TAB#","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109954323","display_name":"A. \u015alusarczyk","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"A. \u015alusarczyk","raw_affiliation_strings":["Faculty of Electrical Engineering, Eindhoven University of Technology, EH 9.24, P.O. Box 513, Den Dolech 2, 5600 MB Eindhoven, The Netherlands","Faculty of Electrical Engineering, Eindhoven University of Technology, EH 9.24, P.O. Box 513, Den Dolech 2, 5600 MB Eindhoven, The Netherlands#TAB#"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Eindhoven University of Technology, EH 9.24, P.O. Box 513, Den Dolech 2, 5600 MB Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I83019370"]},{"raw_affiliation_string":"Faculty of Electrical Engineering, Eindhoven University of Technology, EH 9.24, P.O. Box 513, Den Dolech 2, 5600 MB Eindhoven, The Netherlands#TAB#","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065137478","display_name":"A. Chojnacki","orcid":null},"institutions":[{"id":"https://openalex.org/I65376102","display_name":"PDF Solutions (United States)","ror":"https://ror.org/007737841","country_code":"US","type":"company","lineage":["https://openalex.org/I65376102"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Chojnacki","raw_affiliation_strings":["PDF Solutions Inc., San Jose, CA, USA","PDF Solutions Inc., San Jose, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"PDF Solutions Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I65376102"]},{"raw_affiliation_string":"PDF Solutions Inc., San Jose, CA#TAB#","institution_ids":["https://openalex.org/I65376102"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5109220541"],"corresponding_institution_ids":["https://openalex.org/I83019370"],"apc_list":{"value":2800,"currency":"USD","value_usd":2800},"apc_paid":null,"fwci":2.4734,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.89154824,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"49","issue":"4-6","first_page":"227","last_page":"246"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8632392287254333},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7249206304550171},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6654606461524963},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5587627291679382},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5029041171073914},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48529475927352905},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4764588177204132},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.4611196219921112},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4523199796676636},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.44175440073013306},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43823596835136414},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.42195022106170654},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.41982191801071167},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09150037169456482}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8632392287254333},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7249206304550171},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6654606461524963},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5587627291679382},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5029041171073914},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48529475927352905},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4764588177204132},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.4611196219921112},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4523199796676636},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.44175440073013306},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43823596835136414},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.42195022106170654},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.41982191801071167},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09150037169456482},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1016/s1383-7621(03)00070-5","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s1383-7621(03)00070-5","pdf_url":null,"source":{"id":"https://openalex.org/S127660348","display_name":"Journal of Systems Architecture","issn_l":"1383-7621","issn":["1383-7621","1873-6165"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Systems Architecture","raw_type":"journal-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/e88f9069-4d22-4c38-b057-a86032669456","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/e88f9069-4d22-4c38-b057-a86032669456","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Jozwiak, L, Slusarczyk, A S & Chojnacki, A 2003, 'Fast and compact sequential circuits for the FPGA-based reconfigurable systems', Journal of Systems Architecture, vol. 49, no. 4-6, pp. 227-246. https://doi.org/10.1016/S1383-7621(03)00070-5","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:680318","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=680318","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1383-7621","raw_type":"Article / Letter to the editor"},{"id":"pmh:oai:library.tue.nl:680318","is_oa":false,"landing_page_url":"http://repository.tue.nl/680318","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1383-7621","raw_type":"Article / Letter to the editor"},{"id":"pmh:tue:oai:pure.tue.nl:publications/e88f9069-4d22-4c38-b057-a86032669456","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/e88f9069-4d22-4c38-b057-a86032669456","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Journal of Systems Architecture, 49(4-6), 227 - 246. Elsevier","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W142838967","https://openalex.org/W151521611","https://openalex.org/W279970134","https://openalex.org/W1638200833","https://openalex.org/W1676992375","https://openalex.org/W1879281873","https://openalex.org/W1966549563","https://openalex.org/W1996501408","https://openalex.org/W2020358881","https://openalex.org/W2040629503","https://openalex.org/W2059677035","https://openalex.org/W2082909013","https://openalex.org/W2104449965","https://openalex.org/W2108155410","https://openalex.org/W2113492428","https://openalex.org/W2130227050","https://openalex.org/W2133865910","https://openalex.org/W2137570657","https://openalex.org/W2141025244","https://openalex.org/W2150056212","https://openalex.org/W2152295389","https://openalex.org/W2152497306","https://openalex.org/W2159724425","https://openalex.org/W2163298894","https://openalex.org/W2165099691","https://openalex.org/W2317462728","https://openalex.org/W2539416049","https://openalex.org/W4231267350","https://openalex.org/W4234479839","https://openalex.org/W4244340833","https://openalex.org/W4285719527","https://openalex.org/W6600650897","https://openalex.org/W6609703661"],"related_works":["https://openalex.org/W3103981520","https://openalex.org/W200972441","https://openalex.org/W2038220260","https://openalex.org/W1545578515","https://openalex.org/W1857140530","https://openalex.org/W2150194641","https://openalex.org/W1544665014","https://openalex.org/W2098458348","https://openalex.org/W2158008050","https://openalex.org/W2159090317"],"abstract_inverted_index":null,"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}