{"id":"https://openalex.org/W2066221998","doi":"https://doi.org/10.1016/s1383-7621(03)00012-2","title":"New design methodology with efficient prediction of quality metrics for logic level design towards dynamic reconfigurable logic","display_name":"New design methodology with efficient prediction of quality metrics for logic level design towards dynamic reconfigurable logic","publication_year":2003,"publication_date":"2003-03-01","ids":{"openalex":"https://openalex.org/W2066221998","doi":"https://doi.org/10.1016/s1383-7621(03)00012-2","mag":"2066221998"},"language":"en","primary_location":{"id":"doi:10.1016/s1383-7621(03)00012-2","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s1383-7621(03)00012-2","pdf_url":null,"source":{"id":"https://openalex.org/S127660348","display_name":"Journal of Systems Architecture","issn_l":"1383-7621","issn":["1383-7621","1873-6165"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Systems Architecture","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034814114","display_name":"Mahmoud Meribout","orcid":"https://orcid.org/0000-0002-0058-1090"},"institutions":[{"id":"https://openalex.org/I47818738","display_name":"Sultan Qaboos University","ror":"https://ror.org/04wq8zb47","country_code":"OM","type":"education","lineage":["https://openalex.org/I47818738"]}],"countries":["OM"],"is_corresponding":true,"raw_author_name":"Mahmoud Meribout","raw_affiliation_strings":["Department of Information Engineering, College of Engineering, SQU University, Sultanate of Oman, El-Khod, Oman","Department of Information Engineering, College of Engineering, SQU University, Sultanate of Oman, El-Khod, Oman#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, College of Engineering, SQU University, Sultanate of Oman, El-Khod, Oman","institution_ids":["https://openalex.org/I47818738"]},{"raw_affiliation_string":"Department of Information Engineering, College of Engineering, SQU University, Sultanate of Oman, El-Khod, Oman#TAB#","institution_ids":["https://openalex.org/I47818738"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089388923","display_name":"Masato Motomura","orcid":"https://orcid.org/0000-0003-1543-1252"},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masato Motomura","raw_affiliation_strings":["System ULSI Research Laboratory, Silicon Systems Research Laboratories, NEC Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"System ULSI Research Laboratory, Silicon Systems Research Laboratories, NEC Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I118347220"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5034814114"],"corresponding_institution_ids":["https://openalex.org/I47818738"],"apc_list":{"value":2800,"currency":"USD","value_usd":2800},"apc_paid":null,"fwci":0.5128,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.66094421,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"48","issue":"8-10","first_page":"285","last_page":"310"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8093591928482056},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5408234596252441},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5319583415985107},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.5300533175468445},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5046106576919556},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.4986083507537842},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.49774911999702454},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4904906451702118},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.48717042803764343},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.46265512704849243},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.4454944431781769},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4342900216579437},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4283261299133301},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3175721764564514},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.26720643043518066},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23784604668617249},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15356120467185974},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07673904299736023}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8093591928482056},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5408234596252441},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5319583415985107},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.5300533175468445},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5046106576919556},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.4986083507537842},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.49774911999702454},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4904906451702118},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.48717042803764343},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.46265512704849243},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.4454944431781769},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4342900216579437},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4283261299133301},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3175721764564514},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.26720643043518066},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23784604668617249},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15356120467185974},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07673904299736023}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/s1383-7621(03)00012-2","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s1383-7621(03)00012-2","pdf_url":null,"source":{"id":"https://openalex.org/S127660348","display_name":"Journal of Systems Architecture","issn_l":"1383-7621","issn":["1383-7621","1873-6165"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Systems Architecture","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1534741631","https://openalex.org/W1733357413","https://openalex.org/W1924409036","https://openalex.org/W1964761923","https://openalex.org/W2021806278","https://openalex.org/W2032055818","https://openalex.org/W2032526059","https://openalex.org/W2048167605","https://openalex.org/W2082222980","https://openalex.org/W2111620753","https://openalex.org/W2115512913","https://openalex.org/W2129183345","https://openalex.org/W2130810131","https://openalex.org/W2150405043","https://openalex.org/W2165099691","https://openalex.org/W2477064431","https://openalex.org/W3081900906","https://openalex.org/W3197757302","https://openalex.org/W4206412226"],"related_works":["https://openalex.org/W4281926497","https://openalex.org/W2108242004","https://openalex.org/W2037960874","https://openalex.org/W4312985392","https://openalex.org/W2042762783","https://openalex.org/W4283730710","https://openalex.org/W2269990635","https://openalex.org/W4285464654","https://openalex.org/W2906427691","https://openalex.org/W2507786429"],"abstract_inverted_index":null,"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}