{"id":"https://openalex.org/W1971239121","doi":"https://doi.org/10.1016/s1383-7621(02)00120-0","title":"A fast and accurate delay dependent method for switching estimation of large combinational circuits","display_name":"A fast and accurate delay dependent method for switching estimation of large combinational circuits","publication_year":2002,"publication_date":"2002-12-01","ids":{"openalex":"https://openalex.org/W1971239121","doi":"https://doi.org/10.1016/s1383-7621(02)00120-0","mag":"1971239121"},"language":"en","primary_location":{"id":"doi:10.1016/s1383-7621(02)00120-0","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s1383-7621(02)00120-0","pdf_url":null,"source":{"id":"https://openalex.org/S127660348","display_name":"Journal of Systems Architecture","issn_l":"1383-7621","issn":["1383-7621","1873-6165"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Systems Architecture","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020277934","display_name":"S. Theoharis","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Theoharis","raw_affiliation_strings":["ALMA Technologies, Marathonos Av. 2, Pikermi-Attika 19009, Greece","ALMA Technologies, Marathonos Av. 2, Pikermi-Attika 19009, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"ALMA Technologies, Marathonos Av. 2, Pikermi-Attika 19009, Greece","institution_ids":[]},{"raw_affiliation_string":"ALMA Technologies, Marathonos Av. 2, Pikermi-Attika 19009, Greece#TAB#","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006492102","display_name":"Georgios Theodoridis","orcid":"https://orcid.org/0000-0002-2015-108X"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"G. Theodoridis","raw_affiliation_strings":["VLSI Design and Testing Center, Dept. of Elect. and Comp. Eng., University of Patras, Rio 26 110, Greece","VLSI Design and Testing Center, Dept. of Elect. and Comp. Eng., University of Patras, Rio 26 110, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Testing Center, Dept. of Elect. and Comp. Eng., University of Patras, Rio 26 110, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"VLSI Design and Testing Center, Dept. of Elect. and Comp. Eng., University of Patras, Rio 26 110, Greece#TAB#","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043131021","display_name":"Dimitrios Soudris","orcid":"https://orcid.org/0000-0002-6930-6847"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"D. Soudris","raw_affiliation_strings":["VLSI Design and Testing Center, Dept. Elect. and Comp. Eng., Democritus University of Thrace, Xanthi 67100, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Testing Center, Dept. Elect. and Comp. Eng., Democritus University of Thrace, Xanthi 67100, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112615786","display_name":"C.E. Goutis","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"C. Goutis","raw_affiliation_strings":["VLSI Design and Testing Center, Dept. of Elect. and Comp. Eng., University of Patras, Rio 26 110, Greece","VLSI Design and Testing Center, Dept. of Elect. and Comp. Eng., University of Patras, Rio 26 110, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Testing Center, Dept. of Elect. and Comp. Eng., University of Patras, Rio 26 110, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"VLSI Design and Testing Center, Dept. of Elect. and Comp. Eng., University of Patras, Rio 26 110, Greece#TAB#","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110036680","display_name":"A. Thanailakis","orcid":null},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"A. Thanailakis","raw_affiliation_strings":["VLSI Design and Testing Center, Dept. Elect. and Comp. Eng., Democritus University of Thrace, Xanthi 67100, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Testing Center, Dept. Elect. and Comp. Eng., Democritus University of Thrace, Xanthi 67100, Greece","institution_ids":["https://openalex.org/I147962203"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5043131021"],"corresponding_institution_ids":["https://openalex.org/I147962203"],"apc_list":{"value":2800,"currency":"USD","value_usd":2800},"apc_paid":null,"fwci":0.2085,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.44184454,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"48","issue":"4-5","first_page":"113","last_page":"124"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7952063679695129},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7679234743118286},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5554851293563843},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5470569133758545},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.5276165008544922},{"id":"https://openalex.org/keywords/probabilistic-logic","display_name":"Probabilistic logic","score":0.5209454298019409},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4597582519054413},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.45115649700164795},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.44041991233825684},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.41871803998947144},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2067728042602539},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11744290590286255},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.07594424486160278}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7952063679695129},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7679234743118286},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5554851293563843},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5470569133758545},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.5276165008544922},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.5209454298019409},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4597582519054413},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.45115649700164795},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.44041991233825684},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41871803998947144},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2067728042602539},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11744290590286255},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.07594424486160278},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/s1383-7621(02)00120-0","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s1383-7621(02)00120-0","pdf_url":null,"source":{"id":"https://openalex.org/S127660348","display_name":"Journal of Systems Architecture","issn_l":"1383-7621","issn":["1383-7621","1873-6165"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Systems Architecture","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1539883310","https://openalex.org/W1667165204","https://openalex.org/W1851979622","https://openalex.org/W1984698032","https://openalex.org/W2038704324","https://openalex.org/W2046245205","https://openalex.org/W2080267935","https://openalex.org/W2096424065","https://openalex.org/W2116305334","https://openalex.org/W2137917061","https://openalex.org/W2138689074","https://openalex.org/W2149182637","https://openalex.org/W2158102622","https://openalex.org/W2164875860","https://openalex.org/W2165212115"],"related_works":["https://openalex.org/W1494292626","https://openalex.org/W1936629927","https://openalex.org/W3217430545","https://openalex.org/W2083793411","https://openalex.org/W1532891187","https://openalex.org/W2150974517","https://openalex.org/W2088006178","https://openalex.org/W2069145203","https://openalex.org/W63550369","https://openalex.org/W1592424226"],"abstract_inverted_index":null,"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}