{"id":"https://openalex.org/W2037291093","doi":"https://doi.org/10.1016/s1383-7621(02)00066-8","title":"Design and analysis of static memory management policies for CC-NUMA multiprocessors","display_name":"Design and analysis of static memory management policies for CC-NUMA multiprocessors","publication_year":2002,"publication_date":"2002-09-01","ids":{"openalex":"https://openalex.org/W2037291093","doi":"https://doi.org/10.1016/s1383-7621(02)00066-8","mag":"2037291093"},"language":"en","primary_location":{"id":"doi:10.1016/s1383-7621(02)00066-8","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s1383-7621(02)00066-8","pdf_url":null,"source":{"id":"https://openalex.org/S127660348","display_name":"Journal of Systems Architecture","issn_l":"1383-7621","issn":["1383-7621","1873-6165"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Systems Architecture","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102849990","display_name":"Ravishankar Iyer","orcid":"https://orcid.org/0000-0001-5383-9561"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ravishankar Iyer","raw_affiliation_strings":["Intel Corporation, 15220 N.W. Greenbrier Parkway, Beaverton, OR 97006, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, 15220 N.W. Greenbrier Parkway, Beaverton, OR 97006, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102075937","display_name":"Hujun Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hujun Wang","raw_affiliation_strings":["Department of Computer Science, Texas A&M University, College Station, TX 77843-3112, USA","Intel Corporation, 15220 N.W. Greenbrier Parkway, Beaverton, OR 97006, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Texas A&M University, College Station, TX 77843-3112, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Intel Corporation, 15220 N.W. Greenbrier Parkway, Beaverton, OR 97006, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048949780","display_name":"Laxmi N. Bhuyan","orcid":"https://orcid.org/0000-0002-8759-0458"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Laxmi Narayan Bhuyan","raw_affiliation_strings":["Department of Computer Science, University of California, Riverside, CA 92521-0304, USA","Intel Corporation, 15220 N.W. Greenbrier Parkway, Beaverton, OR 97006, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of California, Riverside, CA 92521-0304, USA","institution_ids":["https://openalex.org/I103635307"]},{"raw_affiliation_string":"Intel Corporation, 15220 N.W. Greenbrier Parkway, Beaverton, OR 97006, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5102075937"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I91045830"],"apc_list":{"value":2800,"currency":"USD","value_usd":2800},"apc_paid":null,"fwci":0.2309,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.55879365,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"48","issue":"1-3","first_page":"59","last_page":"80"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10179","display_name":"Supercapacitor Materials and Fabrication","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9281407594680786},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5809179544448853},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.5374904274940491},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5163204073905945},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5155982375144958},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.48094505071640015},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.4472822844982147},{"id":"https://openalex.org/keywords/initialization","display_name":"Initialization","score":0.4435203969478607},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.43193188309669495},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4296046495437622},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.42335397005081177},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.41075581312179565},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3908204436302185},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22731134295463562},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.19065561890602112}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9281407594680786},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5809179544448853},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.5374904274940491},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5163204073905945},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5155982375144958},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.48094505071640015},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.4472822844982147},{"id":"https://openalex.org/C114466953","wikidata":"https://www.wikidata.org/wiki/Q6034165","display_name":"Initialization","level":2,"score":0.4435203969478607},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.43193188309669495},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4296046495437622},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.42335397005081177},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.41075581312179565},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3908204436302185},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22731134295463562},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.19065561890602112},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1016/s1383-7621(02)00066-8","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s1383-7621(02)00066-8","pdf_url":null,"source":{"id":"https://openalex.org/S127660348","display_name":"Journal of Systems Architecture","issn_l":"1383-7621","issn":["1383-7621","1873-6165"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Systems Architecture","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.54.9384","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.54.9384","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.tamu.edu/faculty/bhuyan/papers/TR98-019.ps","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1769402780","https://openalex.org/W1933350557","https://openalex.org/W1966285605","https://openalex.org/W1976459683","https://openalex.org/W2026307700","https://openalex.org/W2041060726","https://openalex.org/W2041330544","https://openalex.org/W2079746131","https://openalex.org/W2089363288","https://openalex.org/W2098055238","https://openalex.org/W2100720297","https://openalex.org/W2104674486","https://openalex.org/W2111640257","https://openalex.org/W2114690036","https://openalex.org/W2116015397","https://openalex.org/W2128295800","https://openalex.org/W2131886407","https://openalex.org/W2136254372","https://openalex.org/W2139311072","https://openalex.org/W2140455011","https://openalex.org/W2142359094","https://openalex.org/W2151262500","https://openalex.org/W2154136849","https://openalex.org/W2157632164","https://openalex.org/W2158574844","https://openalex.org/W2161563555","https://openalex.org/W2163253980","https://openalex.org/W2166416655","https://openalex.org/W2462193902","https://openalex.org/W2544613689","https://openalex.org/W4236221610","https://openalex.org/W6640396270","https://openalex.org/W6660718697","https://openalex.org/W6680647755","https://openalex.org/W6681135597","https://openalex.org/W6729487137"],"related_works":["https://openalex.org/W254684032","https://openalex.org/W4321458411","https://openalex.org/W3021597805","https://openalex.org/W2096506606","https://openalex.org/W2145484885","https://openalex.org/W2041174925","https://openalex.org/W2934889147","https://openalex.org/W2117533242","https://openalex.org/W2168550483","https://openalex.org/W3048967625"],"abstract_inverted_index":null,"counts_by_year":[{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}