{"id":"https://openalex.org/W2021060711","doi":"https://doi.org/10.1016/s1383-7621(00)00026-6","title":"Synthesising an asynchronous DMA controller with Balsa","display_name":"Synthesising an asynchronous DMA controller with Balsa","publication_year":2000,"publication_date":"2000-12-01","ids":{"openalex":"https://openalex.org/W2021060711","doi":"https://doi.org/10.1016/s1383-7621(00)00026-6","mag":"2021060711"},"language":"en","primary_location":{"id":"doi:10.1016/s1383-7621(00)00026-6","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s1383-7621(00)00026-6","pdf_url":null,"source":{"id":"https://openalex.org/S127660348","display_name":"Journal of Systems Architecture","issn_l":"1383-7621","issn":["1383-7621","1873-6165"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Systems Architecture","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037525378","display_name":"Andrew Bardsley","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Andrew Bardsley","raw_affiliation_strings":["Department of Computer Science, Room IT302, The University of Manchester, Oxford Road, Manchester, M13 9PL, UK"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Room IT302, The University of Manchester, Oxford Road, Manchester, M13 9PL, UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108438304","display_name":"Doug Edwards","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Doug Edwards","raw_affiliation_strings":["Department of Computer Science, Room IT302, The University of Manchester, Oxford Road, Manchester, M13 9PL, UK"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Room IT302, The University of Manchester, Oxford Road, Manchester, M13 9PL, UK","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5037525378"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":{"value":2800,"currency":"USD","value_usd":2800},"apc_paid":null,"fwci":0.6274,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.72294172,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"46","issue":"14","first_page":"1309","last_page":"1319"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8877451419830322},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7640643119812012},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.4990215301513672},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3808165192604065},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3679291605949402},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3530445098876953},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33211788535118103},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1895851194858551}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8877451419830322},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7640643119812012},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.4990215301513672},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3808165192604065},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3679291605949402},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3530445098876953},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33211788535118103},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1895851194858551},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1016/s1383-7621(00)00026-6","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s1383-7621(00)00026-6","pdf_url":null,"source":{"id":"https://openalex.org/S127660348","display_name":"Journal of Systems Architecture","issn_l":"1383-7621","issn":["1383-7621","1873-6165"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Systems Architecture","raw_type":"journal-article"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/881ed9bd-def2-470f-b16b-5ee3287b11a1","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/881ed9bd-def2-470f-b16b-5ee3287b11a1","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Bardsley, A & Edwards, D 2000, 'Synthesising an asynchronous DMA controller with Balsa', Journal of Systems Architecture, vol. 46, no. 14, pp. 1309-1319. https://doi.org/10.1016/S1383-7621(00)00026-6","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:pure.atira.dk:publications/881ed9bd-def2-470f-b16b-5ee3287b11a1","is_oa":false,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/synthesising-an-asynchronous-dma-controller-with-balsa(881ed9bd-def2-470f-b16b-5ee3287b11a1).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Bardsley, A & Edwards, D 2000, 'Synthesising an asynchronous DMA controller with Balsa', Journal of Systems Architecture, vol. 46, no. 14, pp. 1309-1319. https://doi.org/10.1016/S1383-7621(00)00026-6","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1582500475","https://openalex.org/W1599120076","https://openalex.org/W2004447930","https://openalex.org/W2110425399","https://openalex.org/W2113203107","https://openalex.org/W2115264823","https://openalex.org/W2132339613","https://openalex.org/W2148001648","https://openalex.org/W2160823654","https://openalex.org/W2294567748","https://openalex.org/W4211008702","https://openalex.org/W4236330308"],"related_works":["https://openalex.org/W2116677773","https://openalex.org/W2155261584","https://openalex.org/W2584231425","https://openalex.org/W2042919702","https://openalex.org/W2150611273","https://openalex.org/W4207086172","https://openalex.org/W4225981436","https://openalex.org/W2945653898","https://openalex.org/W2156185805","https://openalex.org/W2122502560"],"abstract_inverted_index":null,"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}