{"id":"https://openalex.org/W2058707338","doi":"https://doi.org/10.1016/s1383-7621(00)00008-4","title":"Performance of simultaneous multithreaded multimedia-enhanced processors for MPEG-2 video decompression","display_name":"Performance of simultaneous multithreaded multimedia-enhanced processors for MPEG-2 video decompression","publication_year":2000,"publication_date":"2000-09-01","ids":{"openalex":"https://openalex.org/W2058707338","doi":"https://doi.org/10.1016/s1383-7621(00)00008-4","mag":"2058707338"},"language":"en","primary_location":{"id":"doi:10.1016/s1383-7621(00)00008-4","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s1383-7621(00)00008-4","pdf_url":null,"source":{"id":"https://openalex.org/S127660348","display_name":"Journal of Systems Architecture","issn_l":"1383-7621","issn":["1383-7621","1873-6165"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Systems Architecture","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074695393","display_name":"Heiko Oehring","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Heiko Oehring","raw_affiliation_strings":["VIONA Development GmbH, Karlstr. 27, D-76133 Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"VIONA Development GmbH, Karlstr. 27, D-76133 Karlsruhe, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027516738","display_name":"Ulrich Sigmund","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ulrich Sigmund","raw_affiliation_strings":["VIONA Development GmbH, Karlstr. 27, D-76133 Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"VIONA Development GmbH, Karlstr. 27, D-76133 Karlsruhe, Germany","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113507556","display_name":"Theo Ungerer","orcid":null},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Theo Ungerer","raw_affiliation_strings":["Institute of Computer Design and Fault Tolerance, University of Karlsruhe, D-76128 Karlsruhe, Germany","Institute of Computer Design and Fault Tolerance, University of Karlsruhe, D-76128 Karlsruhe, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Design and Fault Tolerance, University of Karlsruhe, D-76128 Karlsruhe, Germany","institution_ids":[]},{"raw_affiliation_string":"Institute of Computer Design and Fault Tolerance, University of Karlsruhe, D-76128 Karlsruhe, Germany#TAB#","institution_ids":["https://openalex.org/I102335020"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5113507556"],"corresponding_institution_ids":["https://openalex.org/I102335020"],"apc_list":{"value":2800,"currency":"USD","value_usd":2800},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14246068,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"46","issue":"11","first_page":"1033","last_page":"1046"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.908461332321167},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.5931976437568665},{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.534980297088623},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.5217933654785156},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5132310390472412},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.5027174949645996},{"id":"https://openalex.org/keywords/media-processor","display_name":"Media processor","score":0.4331706166267395},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4258680045604706},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3887825608253479},{"id":"https://openalex.org/keywords/multimedia","display_name":"Multimedia","score":0.3498237729072571},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3461008667945862},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32512956857681274},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30312269926071167},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.2347922921180725},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19333025813102722},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.1525282859802246},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.10682064294815063},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07607412338256836}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.908461332321167},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.5931976437568665},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.534980297088623},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.5217933654785156},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5132310390472412},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.5027174949645996},{"id":"https://openalex.org/C52027705","wikidata":"https://www.wikidata.org/wiki/Q6805986","display_name":"Media processor","level":4,"score":0.4331706166267395},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4258680045604706},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3887825608253479},{"id":"https://openalex.org/C49774154","wikidata":"https://www.wikidata.org/wiki/Q131765","display_name":"Multimedia","level":1,"score":0.3498237729072571},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3461008667945862},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32512956857681274},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30312269926071167},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.2347922921180725},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19333025813102722},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.1525282859802246},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.10682064294815063},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07607412338256836}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1016/s1383-7621(00)00008-4","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s1383-7621(00)00008-4","pdf_url":null,"source":{"id":"https://openalex.org/S127660348","display_name":"Journal of Systems Architecture","issn_l":"1383-7621","issn":["1383-7621","1873-6165"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Systems Architecture","raw_type":"journal-article"},{"id":"pmh:oai:uni-augsburg.opus-bayern.de:56219","is_oa":false,"landing_page_url":"https://opus.bibliothek.uni-augsburg.de/opus4/frontdoor/index/index/docId/56219","pdf_url":null,"source":{"id":"https://openalex.org/S4306400930","display_name":"OPUS (Augsburg University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I119916105","host_organization_name":"Augsburg University","host_organization_lineage":["https://openalex.org/I119916105"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W1575587658","https://openalex.org/W1595943143","https://openalex.org/W1925321484","https://openalex.org/W2008424124","https://openalex.org/W2016622853","https://openalex.org/W2038057969","https://openalex.org/W2056817470","https://openalex.org/W2117285153","https://openalex.org/W2118532220","https://openalex.org/W2120230074","https://openalex.org/W2120682365","https://openalex.org/W2155350341","https://openalex.org/W2167857335","https://openalex.org/W2725179571","https://openalex.org/W4234767864","https://openalex.org/W4243587504","https://openalex.org/W4246813017","https://openalex.org/W4251139570","https://openalex.org/W6600160826"],"related_works":["https://openalex.org/W2533681803","https://openalex.org/W2118532220","https://openalex.org/W4240807263","https://openalex.org/W272107128","https://openalex.org/W4243970730","https://openalex.org/W1788425660","https://openalex.org/W2369107724","https://openalex.org/W2113960387","https://openalex.org/W2119540046","https://openalex.org/W2058707338"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}