{"id":"https://openalex.org/W2081618895","doi":"https://doi.org/10.1016/s0920-5489(02)00017-x","title":"Specification of synchronous sequential circuits using SDL and ObjectGEODE","display_name":"Specification of synchronous sequential circuits using SDL and ObjectGEODE","publication_year":2002,"publication_date":"2002-07-01","ids":{"openalex":"https://openalex.org/W2081618895","doi":"https://doi.org/10.1016/s0920-5489(02)00017-x","mag":"2081618895"},"language":"en","primary_location":{"id":"doi:10.1016/s0920-5489(02)00017-x","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0920-5489(02)00017-x","pdf_url":null,"source":{"id":"https://openalex.org/S119630662","display_name":"Computer Standards & Interfaces","issn_l":"0920-5489","issn":["0920-5489","1872-7018"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computer Standards & Interfaces","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062086504","display_name":"Tatjana Kapus","orcid":"https://orcid.org/0000-0003-3228-3941"},"institutions":[{"id":"https://openalex.org/I37696226","display_name":"University of Maribor","ror":"https://ror.org/01d5jce07","country_code":"SI","type":"education","lineage":["https://openalex.org/I37696226"]}],"countries":["SI"],"is_corresponding":true,"raw_author_name":"Tatjana Kapus","raw_affiliation_strings":["Faculty of Electrical Engineering and Computer Science, University of Maribor, Smetanova ul. 17, SI-2000 Maribor, Slovenia","Faculty of Electrical Engineering and Computer Science, University of Maribor, Smetanova ul. 17, SI 2000 Maribor, Slovenia#TAB#"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Computer Science, University of Maribor, Smetanova ul. 17, SI-2000 Maribor, Slovenia","institution_ids":["https://openalex.org/I37696226"]},{"raw_affiliation_string":"Faculty of Electrical Engineering and Computer Science, University of Maribor, Smetanova ul. 17, SI 2000 Maribor, Slovenia#TAB#","institution_ids":["https://openalex.org/I37696226"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5062086504"],"corresponding_institution_ids":["https://openalex.org/I37696226"],"apc_list":{"value":3000,"currency":"USD","value_usd":3000},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.15399212,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"24","issue":"3","first_page":"257","last_page":"274"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11450","display_name":"Model-Driven Software Engineering Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8404707312583923},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.8139846324920654},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6160853505134583},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.536804735660553},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5204775333404541},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.44989341497421265},{"id":"https://openalex.org/keywords/operator","display_name":"Operator (biology)","score":0.444012850522995},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.43528512120246887},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3786800801753998},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3764055371284485},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3604050874710083},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.258291631937027}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8404707312583923},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.8139846324920654},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6160853505134583},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.536804735660553},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5204775333404541},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.44989341497421265},{"id":"https://openalex.org/C17020691","wikidata":"https://www.wikidata.org/wiki/Q139677","display_name":"Operator (biology)","level":5,"score":0.444012850522995},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.43528512120246887},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3786800801753998},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3764055371284485},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3604050874710083},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.258291631937027},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C86339819","wikidata":"https://www.wikidata.org/wiki/Q407384","display_name":"Transcription factor","level":3,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C158448853","wikidata":"https://www.wikidata.org/wiki/Q425218","display_name":"Repressor","level":4,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/s0920-5489(02)00017-x","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0920-5489(02)00017-x","pdf_url":null,"source":{"id":"https://openalex.org/S119630662","display_name":"Computer Standards & Interfaces","issn_l":"0920-5489","issn":["0920-5489","1872-7018"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computer Standards & Interfaces","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W100128217","https://openalex.org/W114927261","https://openalex.org/W186834737","https://openalex.org/W1491774001","https://openalex.org/W1506588809","https://openalex.org/W1532938278","https://openalex.org/W1538121760","https://openalex.org/W1559660608","https://openalex.org/W1567915323","https://openalex.org/W1595152536","https://openalex.org/W1729916995","https://openalex.org/W1999890019","https://openalex.org/W2024194828","https://openalex.org/W2028786007","https://openalex.org/W2058095376","https://openalex.org/W2093916942","https://openalex.org/W2312952847","https://openalex.org/W2476617865","https://openalex.org/W2488465601","https://openalex.org/W2571737579","https://openalex.org/W6604088018","https://openalex.org/W6607514316","https://openalex.org/W6631847276","https://openalex.org/W6633528250","https://openalex.org/W6635686936","https://openalex.org/W6732077479"],"related_works":["https://openalex.org/W2120006713","https://openalex.org/W2103326719","https://openalex.org/W2143149297","https://openalex.org/W2535130387","https://openalex.org/W1556970628","https://openalex.org/W2110968362","https://openalex.org/W2163776294","https://openalex.org/W2120257283","https://openalex.org/W2141941412","https://openalex.org/W2121946867"],"abstract_inverted_index":null,"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}