{"id":"https://openalex.org/W2006505189","doi":"https://doi.org/10.1016/s0167-9260(99)00004-8","title":"Synthesis of low-power CMOS circuits using hybrid topologies","display_name":"Synthesis of low-power CMOS circuits using hybrid topologies","publication_year":1999,"publication_date":"1999-07-01","ids":{"openalex":"https://openalex.org/W2006505189","doi":"https://doi.org/10.1016/s0167-9260(99)00004-8","mag":"2006505189"},"language":"en","primary_location":{"id":"doi:10.1016/s0167-9260(99)00004-8","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0167-9260(99)00004-8","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032808812","display_name":"Michael Gallant","orcid":null},"institutions":[{"id":"https://openalex.org/I1311269955","display_name":"Apple (Israel)","ror":"https://ror.org/04ehjr030","country_code":"IL","type":"company","lineage":["https://openalex.org/I1311269955","https://openalex.org/I4210153776"]},{"id":"https://openalex.org/I4210153776","display_name":"Apple (United States)","ror":"https://ror.org/059hsda18","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153776"]}],"countries":["IL","US"],"is_corresponding":false,"raw_author_name":"Michael Gallant","raw_affiliation_strings":["Apple Computers Inc., Cupertino, CA 95014, USA","Apple Computers Inc. Cupertino CA"],"affiliations":[{"raw_affiliation_string":"Apple Computers Inc., Cupertino, CA 95014, USA","institution_ids":["https://openalex.org/I4210153776"]},{"raw_affiliation_string":"Apple Computers Inc. Cupertino CA","institution_ids":["https://openalex.org/I1311269955"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002571587","display_name":"D. Al-Khalili","orcid":"https://orcid.org/0000-0002-0079-8417"},"institutions":[{"id":"https://openalex.org/I51768193","display_name":"Royal Military College of Canada","ror":"https://ror.org/04yr71909","country_code":"CA","type":"education","lineage":["https://openalex.org/I51768193"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Dhamin Al-Khalili","raw_affiliation_strings":["Department of ECE, Royal Military College of Canada, P.O. Box 17000, Stn. Forces, Kingston, Ont., Canada K7K 7B4","Royal Military Coll. of Canada, Kingston, Ont., Canada"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Royal Military College of Canada, P.O. Box 17000, Stn. Forces, Kingston, Ont., Canada K7K 7B4","institution_ids":["https://openalex.org/I51768193"]},{"raw_affiliation_string":"Royal Military Coll. of Canada, Kingston, Ont., Canada","institution_ids":["https://openalex.org/I51768193"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5002571587"],"corresponding_institution_ids":["https://openalex.org/I51768193"],"apc_list":{"value":2150,"currency":"USD","value_usd":2150},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.10811441,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"27","issue":"2","first_page":"143","last_page":"163"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8041359782218933},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.656435489654541},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6047055721282959},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.540437638759613},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5236330032348633},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5078149437904358},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.49885010719299316},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4619342088699341},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4477955996990204},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43700987100601196},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4150664806365967},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.40154504776000977},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3357301652431488},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3102303445339203},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19697123765945435},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.10282453894615173}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8041359782218933},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.656435489654541},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6047055721282959},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.540437638759613},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5236330032348633},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5078149437904358},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.49885010719299316},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4619342088699341},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4477955996990204},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43700987100601196},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4150664806365967},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.40154504776000977},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3357301652431488},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3102303445339203},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19697123765945435},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.10282453894615173},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/s0167-9260(99)00004-8","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0167-9260(99)00004-8","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1487895014","https://openalex.org/W1909917788","https://openalex.org/W2006152335","https://openalex.org/W2020640915","https://openalex.org/W2030029202","https://openalex.org/W2039675687","https://openalex.org/W2080267935","https://openalex.org/W2120666737","https://openalex.org/W2133762912","https://openalex.org/W2135453964","https://openalex.org/W2140863609","https://openalex.org/W2162211138","https://openalex.org/W2427843410","https://openalex.org/W2533500162","https://openalex.org/W2535846987","https://openalex.org/W2541364615","https://openalex.org/W3141297747","https://openalex.org/W4231401555","https://openalex.org/W4285719527","https://openalex.org/W6600005074"],"related_works":["https://openalex.org/W2059812140","https://openalex.org/W2337636225","https://openalex.org/W1966764473","https://openalex.org/W2082788688","https://openalex.org/W1488117239","https://openalex.org/W1553855433","https://openalex.org/W2101848280","https://openalex.org/W4256681489","https://openalex.org/W2093878375","https://openalex.org/W2002392275"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}