{"id":"https://openalex.org/W1974046967","doi":"https://doi.org/10.1016/s0167-9260(86)80003-7","title":"An automatic cell pattern generation system for CMOS transistor-pair array LSI","display_name":"An automatic cell pattern generation system for CMOS transistor-pair array LSI","publication_year":1986,"publication_date":"1986-06-01","ids":{"openalex":"https://openalex.org/W1974046967","doi":"https://doi.org/10.1016/s0167-9260(86)80003-7","mag":"1974046967"},"language":"en","primary_location":{"id":"doi:10.1016/s0167-9260(86)80003-7","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0167-9260(86)80003-7","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002387692","display_name":"Hiroshi Miyashita","orcid":null},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroshi Miyashita","raw_affiliation_strings":["NTT Electrical Communications Laboratories, 3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa, 243-01 Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NTT Electrical Communications Laboratories, 3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa, 243-01 Japan","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109071879","display_name":"Tohru Adachi","orcid":null},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tohru Adachi","raw_affiliation_strings":["NTT Electrical Communications Laboratories, 3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa, 243-01 Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NTT Electrical Communications Laboratories, 3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa, 243-01 Japan","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102411878","display_name":"Kazuhiro Ueda","orcid":"https://orcid.org/0000-0003-0030-0882"},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazuhiro Ueda","raw_affiliation_strings":["NTT Electrical Communications Laboratories, 3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa, 243-01 Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NTT Electrical Communications Laboratories, 3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa, 243-01 Japan","institution_ids":["https://openalex.org/I2251713219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I2251713219"],"apc_list":{"value":2150,"currency":"USD","value_usd":2150},"apc_paid":null,"fwci":0.5524,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.65041322,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"4","issue":"2","first_page":"115","last_page":"133"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.696112871170044},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6514297723770142},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.595585823059082},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5297775268554688},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5025546550750732},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.452629953622818},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.44340837001800537},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43598994612693787},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4122181832790375},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.39285898208618164},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.378190815448761},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.29986631870269775},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09222856163978577}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.696112871170044},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6514297723770142},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.595585823059082},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5297775268554688},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5025546550750732},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.452629953622818},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.44340837001800537},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43598994612693787},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4122181832790375},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.39285898208618164},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.378190815448761},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29986631870269775},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09222856163978577},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/s0167-9260(86)80003-7","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0167-9260(86)80003-7","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4000000059604645}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W115590081","https://openalex.org/W1498156605","https://openalex.org/W1843696568","https://openalex.org/W1987067207","https://openalex.org/W1987838655","https://openalex.org/W1993323467","https://openalex.org/W1999927781","https://openalex.org/W2039826547","https://openalex.org/W2042304561","https://openalex.org/W2145128367","https://openalex.org/W2147830924","https://openalex.org/W2153580689","https://openalex.org/W2160080869","https://openalex.org/W2165791718","https://openalex.org/W2169528473","https://openalex.org/W3169681048","https://openalex.org/W4212971671","https://openalex.org/W4242268575","https://openalex.org/W6629647257","https://openalex.org/W6647247228","https://openalex.org/W6648532534","https://openalex.org/W6681506365"],"related_works":["https://openalex.org/W3090875125","https://openalex.org/W2143608234","https://openalex.org/W88258363","https://openalex.org/W2119373721","https://openalex.org/W2134385741","https://openalex.org/W4200577934","https://openalex.org/W2501578203","https://openalex.org/W2113108952","https://openalex.org/W4380610161","https://openalex.org/W2085308054"],"abstract_inverted_index":null,"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}