{"id":"https://openalex.org/W2044509623","doi":"https://doi.org/10.1016/s0167-9260(03)00033-6","title":"Generation of representative input vectors for parametric designs: from low precision to high precision","display_name":"Generation of representative input vectors for parametric designs: from low precision to high precision","publication_year":2003,"publication_date":"2003-07-22","ids":{"openalex":"https://openalex.org/W2044509623","doi":"https://doi.org/10.1016/s0167-9260(03)00033-6","mag":"2044509623"},"language":"en","primary_location":{"id":"doi:10.1016/s0167-9260(03)00033-6","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0167-9260(03)00033-6","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059612051","display_name":"Shahar Bar-Or","orcid":null},"institutions":[{"id":"https://openalex.org/I16391192","display_name":"Tel Aviv University","ror":"https://ror.org/04mhzgx49","country_code":"IL","type":"education","lineage":["https://openalex.org/I16391192"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Shahar Bar-Or","raw_affiliation_strings":["Department of Electrical Engineering-Systems, Tel-Aviv University, Ramat Aviv, Tel-Aviv 69978, Israel","Department of Electrical Engineering-Systems, Tel-Aviv University, Ramat-Aviv, Tel-Aviv 69978, Israel"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering-Systems, Tel-Aviv University, Ramat Aviv, Tel-Aviv 69978, Israel","institution_ids":["https://openalex.org/I16391192"]},{"raw_affiliation_string":"Department of Electrical Engineering-Systems, Tel-Aviv University, Ramat-Aviv, Tel-Aviv 69978, Israel","institution_ids":["https://openalex.org/I16391192"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064059676","display_name":"Guy Even","orcid":"https://orcid.org/0000-0001-5407-330X"},"institutions":[{"id":"https://openalex.org/I16391192","display_name":"Tel Aviv University","ror":"https://ror.org/04mhzgx49","country_code":"IL","type":"education","lineage":["https://openalex.org/I16391192"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Guy Even","raw_affiliation_strings":["Department of Electrical Engineering-Systems, Tel-Aviv University, Ramat Aviv, Tel-Aviv 69978, Israel","Department of Electrical Engineering-Systems, Tel-Aviv University, Ramat-Aviv, Tel-Aviv 69978, Israel"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering-Systems, Tel-Aviv University, Ramat Aviv, Tel-Aviv 69978, Israel","institution_ids":["https://openalex.org/I16391192"]},{"raw_affiliation_string":"Department of Electrical Engineering-Systems, Tel-Aviv University, Ramat-Aviv, Tel-Aviv 69978, Israel","institution_ids":["https://openalex.org/I16391192"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074784718","display_name":"Yariv Levin","orcid":null},"institutions":[{"id":"https://openalex.org/I16391192","display_name":"Tel Aviv University","ror":"https://ror.org/04mhzgx49","country_code":"IL","type":"education","lineage":["https://openalex.org/I16391192"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Yariv Levin","raw_affiliation_strings":["Department of Electrical Engineering-Systems, Tel-Aviv University, Ramat Aviv, Tel-Aviv 69978, Israel","Department of Electrical Engineering-Systems, Tel-Aviv University, Ramat-Aviv, Tel-Aviv 69978, Israel"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering-Systems, Tel-Aviv University, Ramat Aviv, Tel-Aviv 69978, Israel","institution_ids":["https://openalex.org/I16391192"]},{"raw_affiliation_string":"Department of Electrical Engineering-Systems, Tel-Aviv University, Ramat-Aviv, Tel-Aviv 69978, Israel","institution_ids":["https://openalex.org/I16391192"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5064059676"],"corresponding_institution_ids":["https://openalex.org/I16391192"],"apc_list":{"value":2150,"currency":"USD","value_usd":2150},"apc_paid":null,"fwci":0.2564,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.54363376,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"36","issue":"1-2","first_page":"69","last_page":"82"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7308877110481262},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.6871529221534729},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5697149634361267},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5650083422660828},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5294848084449768},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.515828549861908},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4472980797290802},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2647324204444885},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.16509312391281128}],"concepts":[{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7308877110481262},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.6871529221534729},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5697149634361267},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5650083422660828},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5294848084449768},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.515828549861908},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4472980797290802},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2647324204444885},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.16509312391281128},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/s0167-9260(03)00033-6","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0167-9260(03)00033-6","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W193103005","https://openalex.org/W1944989747","https://openalex.org/W1994143452","https://openalex.org/W2079866295","https://openalex.org/W2080267935","https://openalex.org/W2096554094","https://openalex.org/W2100314073","https://openalex.org/W2119241964","https://openalex.org/W2149107969","https://openalex.org/W2160444875","https://openalex.org/W2173124859","https://openalex.org/W2204310803","https://openalex.org/W2567251857","https://openalex.org/W4285719527","https://openalex.org/W6639179075","https://openalex.org/W6683582439"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W1667647204","https://openalex.org/W2404647514","https://openalex.org/W4247536566","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2121946867"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}