{"id":"https://openalex.org/W1971505705","doi":"https://doi.org/10.1016/s0167-8191(05)80020-1","title":"A systolic array with applications to image processing and wire-routing in VLSI circuits","display_name":"A systolic array with applications to image processing and wire-routing in VLSI circuits","publication_year":1991,"publication_date":"1991-04-01","ids":{"openalex":"https://openalex.org/W1971505705","doi":"https://doi.org/10.1016/s0167-8191(05)80020-1","mag":"1971505705"},"language":"en","primary_location":{"id":"doi:10.1016/s0167-8191(05)80020-1","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0167-8191(05)80020-1","pdf_url":null,"source":{"id":"https://openalex.org/S112708030","display_name":"Parallel Computing","issn_l":"0167-8191","issn":["0167-8191","1872-7336"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Parallel Computing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078762976","display_name":"A. Torralba","orcid":"https://orcid.org/0000-0001-6887-6146"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"A. Torralba","raw_affiliation_strings":["Dpto. de ingenier\u00eda Electr\u00f3nica, de Sistemas y Autom\u00e1tica, E.T.S. de Ingenieros Industriales, Avda. Reina Mercedes s/n, Sevilla-41012, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dpto. de ingenier\u00eda Electr\u00f3nica, de Sistemas y Autom\u00e1tica, E.T.S. de Ingenieros Industriales, Avda. Reina Mercedes s/n, Sevilla-41012, Spain","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5078762976"],"corresponding_institution_ids":[],"apc_list":{"value":2680,"currency":"USD","value_usd":2680},"apc_paid":null,"fwci":0.473,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.67569283,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"17","issue":"1","first_page":"85","last_page":"93"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8061543107032776},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.6109878420829773},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6046761274337769},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5980497002601624},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.527379035949707},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.4522058963775635},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.4337437152862549},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39559242129325867},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32425400614738464},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24263226985931396},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22652605175971985},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.21491214632987976}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8061543107032776},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.6109878420829773},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6046761274337769},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5980497002601624},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.527379035949707},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.4522058963775635},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.4337437152862549},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39559242129325867},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32425400614738464},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24263226985931396},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22652605175971985},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.21491214632987976}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/s0167-8191(05)80020-1","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0167-8191(05)80020-1","pdf_url":null,"source":{"id":"https://openalex.org/S112708030","display_name":"Parallel Computing","issn_l":"0167-8191","issn":["0167-8191","1872-7336"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Parallel Computing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W562329435","https://openalex.org/W1593939129","https://openalex.org/W1970112123","https://openalex.org/W1981023557","https://openalex.org/W1994172157","https://openalex.org/W2003354062","https://openalex.org/W2027343168","https://openalex.org/W2040996538","https://openalex.org/W2046614629","https://openalex.org/W2077104654","https://openalex.org/W2147803188","https://openalex.org/W2152258154","https://openalex.org/W2153580689","https://openalex.org/W2164741953","https://openalex.org/W2913706141","https://openalex.org/W4230982142","https://openalex.org/W6660532380"],"related_works":["https://openalex.org/W4240320454","https://openalex.org/W2070314832","https://openalex.org/W2395557210","https://openalex.org/W2010232134","https://openalex.org/W2038682752","https://openalex.org/W4205718258","https://openalex.org/W2059364457","https://openalex.org/W2142131433","https://openalex.org/W2739720767","https://openalex.org/W2105613219"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}