{"id":"https://openalex.org/W1968058241","doi":"https://doi.org/10.1016/s0166-218x(98)00086-9","title":"Transistor chaining in static CMOS functional cells of arbitrary planar topology","display_name":"Transistor chaining in static CMOS functional cells of arbitrary planar topology","publication_year":1999,"publication_date":"1999-01-01","ids":{"openalex":"https://openalex.org/W1968058241","doi":"https://doi.org/10.1016/s0166-218x(98)00086-9","mag":"1968058241"},"language":"en","primary_location":{"id":"doi:10.1016/s0166-218x(98)00086-9","is_oa":true,"landing_page_url":"https://doi.org/10.1016/s0166-218x(98)00086-9","pdf_url":"https://www.sciencedirect.com/science/article/pii/S0166218X98000869/pdf","source":{"id":"https://openalex.org/S171741597","display_name":"Discrete Applied Mathematics","issn_l":"0166-218X","issn":["0166-218X","1872-6771"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Discrete Applied Mathematics","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://www.sciencedirect.com/science/article/pii/S0166218X98000869/pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019287169","display_name":"B.S. Carlson","orcid":null},"institutions":[{"id":"https://openalex.org/I1327163397","display_name":"State University of New York","ror":"https://ror.org/01q1z8k08","country_code":"US","type":"education","lineage":["https://openalex.org/I1327163397"]},{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Bradley S Carlson","raw_affiliation_strings":["The Advanced IC Design and Simulation Laboratory and The Department of Electrical Engineering, State University of New York at Stony Brook, Stony Brook, NY 11794-2350, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Advanced IC Design and Simulation Laboratory and The Department of Electrical Engineering, State University of New York at Stony Brook, Stony Brook, NY 11794-2350, USA","institution_ids":["https://openalex.org/I1327163397","https://openalex.org/I59553526"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108221848","display_name":"C. Y. Roger Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I70983195","display_name":"Syracuse University","ror":"https://ror.org/025r5qe02","country_code":"US","type":"education","lineage":["https://openalex.org/I70983195"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.Y.Roger Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Syracuse University, Syracuse, NY 13244-1240, USA","Department of Electrical and Computer Engineering Syracuse University Syracuse, NY 13244-1240, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Syracuse University, Syracuse, NY 13244-1240, USA","institution_ids":["https://openalex.org/I70983195"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering Syracuse University Syracuse, NY 13244-1240, USA","institution_ids":["https://openalex.org/I70983195"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029481594","display_name":"Dikran S. Meliksetian","orcid":null},"institutions":[{"id":"https://openalex.org/I70983195","display_name":"Syracuse University","ror":"https://ror.org/025r5qe02","country_code":"US","type":"education","lineage":["https://openalex.org/I70983195"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dikran S Meliksetian","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Syracuse University, Syracuse, NY 13244-1240, USA","Department of Electrical and Computer Engineering Syracuse University Syracuse, NY 13244-1240, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Syracuse University, Syracuse, NY 13244-1240, USA","institution_ids":["https://openalex.org/I70983195"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering Syracuse University Syracuse, NY 13244-1240, USA","institution_ids":["https://openalex.org/I70983195"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5019287169"],"corresponding_institution_ids":["https://openalex.org/I1327163397","https://openalex.org/I59553526"],"apc_list":{"value":2750,"currency":"USD","value_usd":2750},"apc_paid":null,"fwci":0.4179,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.61715679,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"90","issue":"1-3","first_page":"89","last_page":"114"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chaining","display_name":"Chaining","score":0.8857676982879639},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7596487998962402},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6539781093597412},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5736469030380249},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5436472296714783},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48793527483940125},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47466662526130676},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4592883288860321},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.45124363899230957},{"id":"https://openalex.org/keywords/series","display_name":"Series (stratigraphy)","score":0.430909126996994},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.4146159887313843},{"id":"https://openalex.org/keywords/planar","display_name":"Planar","score":0.4134281277656555},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22517111897468567},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16693559288978577},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.06514149904251099}],"concepts":[{"id":"https://openalex.org/C49020025","wikidata":"https://www.wikidata.org/wiki/Q1059099","display_name":"Chaining","level":2,"score":0.8857676982879639},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7596487998962402},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6539781093597412},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5736469030380249},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5436472296714783},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48793527483940125},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47466662526130676},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4592883288860321},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.45124363899230957},{"id":"https://openalex.org/C143724316","wikidata":"https://www.wikidata.org/wiki/Q312468","display_name":"Series (stratigraphy)","level":2,"score":0.430909126996994},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.4146159887313843},{"id":"https://openalex.org/C134786449","wikidata":"https://www.wikidata.org/wiki/Q3391255","display_name":"Planar","level":2,"score":0.4134281277656555},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22517111897468567},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16693559288978577},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.06514149904251099},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C542102704","wikidata":"https://www.wikidata.org/wiki/Q183257","display_name":"Psychotherapist","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/s0166-218x(98)00086-9","is_oa":true,"landing_page_url":"https://doi.org/10.1016/s0166-218x(98)00086-9","pdf_url":"https://www.sciencedirect.com/science/article/pii/S0166218X98000869/pdf","source":{"id":"https://openalex.org/S171741597","display_name":"Discrete Applied Mathematics","issn_l":"0166-218X","issn":["0166-218X","1872-6771"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Discrete Applied Mathematics","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1016/s0166-218x(98)00086-9","is_oa":true,"landing_page_url":"https://doi.org/10.1016/s0166-218x(98)00086-9","pdf_url":"https://www.sciencedirect.com/science/article/pii/S0166218X98000869/pdf","source":{"id":"https://openalex.org/S171741597","display_name":"Discrete Applied Mathematics","issn_l":"0166-218X","issn":["0166-218X","1872-6771"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Discrete Applied Mathematics","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3939118804","display_name":"RIA: A VLSI Module Generation System","funder_award_id":"8909792","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1968058241.pdf","grobid_xml":"https://content.openalex.org/works/W1968058241.grobid-xml"},"referenced_works_count":23,"referenced_works":["https://openalex.org/W1510615144","https://openalex.org/W1531679293","https://openalex.org/W1550129156","https://openalex.org/W1811041316","https://openalex.org/W1987067207","https://openalex.org/W2038219335","https://openalex.org/W2099412608","https://openalex.org/W2110410453","https://openalex.org/W2113320865","https://openalex.org/W2121655118","https://openalex.org/W2125566804","https://openalex.org/W2126113830","https://openalex.org/W2139754408","https://openalex.org/W2151985720","https://openalex.org/W2156392360","https://openalex.org/W2156636175","https://openalex.org/W2171874034","https://openalex.org/W2528648156","https://openalex.org/W6638619029","https://openalex.org/W6678226089","https://openalex.org/W6678496130","https://openalex.org/W6680785577","https://openalex.org/W6683032587"],"related_works":["https://openalex.org/W1995270367","https://openalex.org/W2767696758","https://openalex.org/W4387627836","https://openalex.org/W2107793209","https://openalex.org/W2041767423","https://openalex.org/W3028301851","https://openalex.org/W2389800961","https://openalex.org/W1511563326","https://openalex.org/W208019652","https://openalex.org/W1995389502"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-08-02T14:50:37.381335","created_date":"2025-10-10T00:00:00"}