{"id":"https://openalex.org/W2048417150","doi":"https://doi.org/10.1016/s0164-1212(98)10040-7","title":"Classifying and alleviating the communication overheads in matrix computations on large-scale NUMA multiprocessors","display_name":"Classifying and alleviating the communication overheads in matrix computations on large-scale NUMA multiprocessors","publication_year":1998,"publication_date":"1998-12-01","ids":{"openalex":"https://openalex.org/W2048417150","doi":"https://doi.org/10.1016/s0164-1212(98)10040-7","mag":"2048417150"},"language":"en","primary_location":{"id":"doi:10.1016/s0164-1212(98)10040-7","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0164-1212(98)10040-7","pdf_url":null,"source":{"id":"https://openalex.org/S37879656","display_name":"Journal of Systems and Software","issn_l":"0164-1212","issn":["0164-1212","1873-1228"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Systems and Software","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100384240","display_name":"Yi\u2010Min Wang","orcid":"https://orcid.org/0009-0008-7292-0670"},"institutions":[{"id":"https://openalex.org/I177918364","display_name":"Providence University","ror":"https://ror.org/03fcpsq87","country_code":"TW","type":"education","lineage":["https://openalex.org/I177918364"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yi-Min Wang","raw_affiliation_strings":["Department of Computer Science and Information Management,3 Providence University, Taichung, Shalu, Taiwan, ROC"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Management,3 Providence University, Taichung, Shalu, Taiwan, ROC","institution_ids":["https://openalex.org/I177918364"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068819474","display_name":"Hsiao-Hsi Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I177918364","display_name":"Providence University","ror":"https://ror.org/03fcpsq87","country_code":"TW","type":"education","lineage":["https://openalex.org/I177918364"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsiao-Hsi Wang","raw_affiliation_strings":["Department of Computer Science and Information Management,3 Providence University, Taichung, Shalu, Taiwan, ROC"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Management,3 Providence University, Taichung, Shalu, Taiwan, ROC","institution_ids":["https://openalex.org/I177918364"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109058881","display_name":"Ruei\u2010Chuan Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210098366","display_name":"Institute of Information Science, Academia Sinica","ror":"https://ror.org/00z83z196","country_code":"TW","type":"facility","lineage":["https://openalex.org/I4210098366","https://openalex.org/I84653119"]},{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ruei-Chuan Chang","raw_affiliation_strings":["Institute of Computer and Information Science, National Chiao Tung University, Hsinchu, Taiwan, ROC","Institute of Information Science, Academia Sinica, Nankang, Taipei, Taiwan, ROC"],"affiliations":[{"raw_affiliation_string":"Institute of Computer and Information Science, National Chiao Tung University, Hsinchu, Taiwan, ROC","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Institute of Information Science, Academia Sinica, Nankang, Taipei, Taiwan, ROC","institution_ids":["https://openalex.org/I4210098366"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100384240"],"corresponding_institution_ids":["https://openalex.org/I177918364"],"apc_list":{"value":3560,"currency":"USD","value_usd":3560},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.14784604,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"44","issue":"1","first_page":"17","last_page":"29"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8502315878868103},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7058945298194885},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6466482877731323},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5803448557853699},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.5570228099822998},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5332562327384949},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4826398491859436},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.48149216175079346},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.4505772888660431},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.434251606464386},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.411738783121109},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3431704044342041},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1726016402244568},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13237059116363525},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.09881186485290527},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08125579357147217}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8502315878868103},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7058945298194885},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6466482877731323},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5803448557853699},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.5570228099822998},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5332562327384949},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4826398491859436},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.48149216175079346},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.4505772888660431},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.434251606464386},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.411738783121109},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3431704044342041},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1726016402244568},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13237059116363525},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.09881186485290527},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08125579357147217}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/s0164-1212(98)10040-7","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0164-1212(98)10040-7","pdf_url":null,"source":{"id":"https://openalex.org/S37879656","display_name":"Journal of Systems and Software","issn_l":"0164-1212","issn":["0164-1212","1873-1228"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Systems and Software","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W143387650","https://openalex.org/W1490781439","https://openalex.org/W1555915743","https://openalex.org/W1605955985","https://openalex.org/W2002235876","https://openalex.org/W2044943593","https://openalex.org/W2083734282","https://openalex.org/W2089363288","https://openalex.org/W2102010892","https://openalex.org/W2116425892","https://openalex.org/W2118717320","https://openalex.org/W2122641512","https://openalex.org/W2128748139","https://openalex.org/W2148501376","https://openalex.org/W2150303942","https://openalex.org/W2153801723","https://openalex.org/W2160454978","https://openalex.org/W2294561256","https://openalex.org/W2504458123","https://openalex.org/W3143190885","https://openalex.org/W4244806128"],"related_works":["https://openalex.org/W4321458411","https://openalex.org/W2606565524","https://openalex.org/W1848192231","https://openalex.org/W2047684617","https://openalex.org/W1598433531","https://openalex.org/W254684032","https://openalex.org/W120214571","https://openalex.org/W2247651031","https://openalex.org/W1959889508","https://openalex.org/W2169272415"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}