{"id":"https://openalex.org/W2053507336","doi":"https://doi.org/10.1016/s0141-9331(99)00062-9","title":"Practical VHDL optimization for timing critical FPGA applications","display_name":"Practical VHDL optimization for timing critical FPGA applications","publication_year":1999,"publication_date":"1999-12-01","ids":{"openalex":"https://openalex.org/W2053507336","doi":"https://doi.org/10.1016/s0141-9331(99)00062-9","mag":"2053507336"},"language":"en","primary_location":{"id":"doi:10.1016/s0141-9331(99)00062-9","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0141-9331(99)00062-9","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010907476","display_name":"Kimmo Kuusilinna","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"K Kuusilinna","raw_affiliation_strings":["Tampere University of Technology, Signal Processing Laboratory, Hermiankatu 12 C, FIN-33720 Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, Signal Processing Laboratory, Hermiankatu 12 C, FIN-33720 Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102937415","display_name":"Timo D. H\u00e4m\u00e4l\u00e4inen","orcid":"https://orcid.org/0000-0002-7867-0800"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"T H\u00e4m\u00e4l\u00e4inen","raw_affiliation_strings":["Tampere University of Technology, Signal Processing Laboratory, Hermiankatu 12 C, FIN-33720 Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, Signal Processing Laboratory, Hermiankatu 12 C, FIN-33720 Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034858551","display_name":"Jukka Saarinen","orcid":"https://orcid.org/0000-0002-5699-4054"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"J Saarinen","raw_affiliation_strings":["Tampere University of Technology, Signal Processing Laboratory, Hermiankatu 12 C, FIN-33720 Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, Signal Processing Laboratory, Hermiankatu 12 C, FIN-33720 Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5010907476"],"corresponding_institution_ids":["https://openalex.org/I4210133110"],"apc_list":{"value":2290,"currency":"USD","value_usd":2290},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.15234254,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"23","issue":"8-9","first_page":"459","last_page":"469"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8963673114776611},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8721523284912109},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8549360036849976},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5416967272758484},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.534386157989502},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5218763947486877},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5153995752334595},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5027561187744141},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.4520469009876251},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44317135214805603},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3500463664531708},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32406407594680786},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13034486770629883},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.12651976943016052}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8963673114776611},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8721523284912109},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8549360036849976},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5416967272758484},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.534386157989502},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5218763947486877},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5153995752334595},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5027561187744141},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.4520469009876251},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44317135214805603},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3500463664531708},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32406407594680786},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13034486770629883},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.12651976943016052},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/s0141-9331(99)00062-9","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0141-9331(99)00062-9","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4300000071525574,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1606129576","https://openalex.org/W1655111488","https://openalex.org/W1820726733","https://openalex.org/W1979702408","https://openalex.org/W2004708914","https://openalex.org/W2013845995","https://openalex.org/W2052067881","https://openalex.org/W2066157255","https://openalex.org/W2101662348","https://openalex.org/W2116344719","https://openalex.org/W2121630986","https://openalex.org/W2170261919","https://openalex.org/W2540275465","https://openalex.org/W2544421437","https://openalex.org/W3028888544"],"related_works":["https://openalex.org/W1843355381","https://openalex.org/W1492116303","https://openalex.org/W2069295582","https://openalex.org/W1988777083","https://openalex.org/W2491368619","https://openalex.org/W2077870657","https://openalex.org/W2164733497","https://openalex.org/W1555025092","https://openalex.org/W2363829830","https://openalex.org/W2115658098"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}