{"id":"https://openalex.org/W1986101613","doi":"https://doi.org/10.1016/s0141-9331(99)00060-5","title":"A hardware implementation of the mechanism of multiprocessing","display_name":"A hardware implementation of the mechanism of multiprocessing","publication_year":1999,"publication_date":"1999-12-01","ids":{"openalex":"https://openalex.org/W1986101613","doi":"https://doi.org/10.1016/s0141-9331(99)00060-5","mag":"1986101613"},"language":"en","primary_location":{"id":"doi:10.1016/s0141-9331(99)00060-5","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0141-9331(99)00060-5","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065561583","display_name":"Milo Toma\u0161evi\u0107","orcid":null},"institutions":[{"id":"https://openalex.org/I4068193","display_name":"University of Belgrade","ror":"https://ror.org/02qsmb048","country_code":"RS","type":"education","lineage":["https://openalex.org/I4068193"]}],"countries":["RS"],"is_corresponding":false,"raw_author_name":"M. Tomasevic","raw_affiliation_strings":["Faculty of Electrical Engineering, Department of Computer Engineering, University of Belgrade, P.O. Box 35-574, 11000 Belgrade, Serbia, Yugoslavia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Department of Computer Engineering, University of Belgrade, P.O. Box 35-574, 11000 Belgrade, Serbia, Yugoslavia","institution_ids":["https://openalex.org/I4068193"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015516602","display_name":"M. Bojovi\u0107","orcid":null},"institutions":[{"id":"https://openalex.org/I4068193","display_name":"University of Belgrade","ror":"https://ror.org/02qsmb048","country_code":"RS","type":"education","lineage":["https://openalex.org/I4068193"]}],"countries":["RS"],"is_corresponding":false,"raw_author_name":"M. Bojovic","raw_affiliation_strings":["Faculty of Electrical Engineering, Department of Computer Engineering, University of Belgrade, P.O. Box 35-574, 11000 Belgrade, Serbia, Yugoslavia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Department of Computer Engineering, University of Belgrade, P.O. Box 35-574, 11000 Belgrade, Serbia, Yugoslavia","institution_ids":["https://openalex.org/I4068193"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009415883","display_name":"Jovan Djordjevi\u0107","orcid":null},"institutions":[{"id":"https://openalex.org/I4068193","display_name":"University of Belgrade","ror":"https://ror.org/02qsmb048","country_code":"RS","type":"education","lineage":["https://openalex.org/I4068193"]}],"countries":["RS"],"is_corresponding":true,"raw_author_name":"J. Djordjevic","raw_affiliation_strings":["Faculty of Electrical Engineering, Department of Computer Engineering, University of Belgrade, P.O. Box 35-574, 11000 Belgrade, Serbia, Yugoslavia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Department of Computer Engineering, University of Belgrade, P.O. Box 35-574, 11000 Belgrade, Serbia, Yugoslavia","institution_ids":["https://openalex.org/I4068193"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5009415883"],"corresponding_institution_ids":["https://openalex.org/I4068193"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16960143,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"23","issue":"8-9","first_page":"471","last_page":"479"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9925000071525574,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9312906265258789},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7667271494865417},{"id":"https://openalex.org/keywords/mechanism","display_name":"Mechanism (biology)","score":0.6249082088470459},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.6051299571990967},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4868425726890564},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47762149572372437},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.42519915103912354},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4075947403907776},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3642504811286926}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9312906265258789},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7667271494865417},{"id":"https://openalex.org/C89611455","wikidata":"https://www.wikidata.org/wiki/Q6804646","display_name":"Mechanism (biology)","level":2,"score":0.6249082088470459},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6051299571990967},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4868425726890564},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47762149572372437},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.42519915103912354},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4075947403907776},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3642504811286926},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/s0141-9331(99)00060-5","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0141-9331(99)00060-5","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1540873593","https://openalex.org/W2000119892","https://openalex.org/W2009112319","https://openalex.org/W2136439370","https://openalex.org/W2152712586","https://openalex.org/W2401997362","https://openalex.org/W4243906654","https://openalex.org/W4293583580","https://openalex.org/W6713243731"],"related_works":["https://openalex.org/W1980880150","https://openalex.org/W325986762","https://openalex.org/W1809394610","https://openalex.org/W2123607806","https://openalex.org/W2159088946","https://openalex.org/W2092845486","https://openalex.org/W2509294597","https://openalex.org/W2148915962","https://openalex.org/W4237297230","https://openalex.org/W1487480684"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}