{"id":"https://openalex.org/W2023305119","doi":"https://doi.org/10.1016/s0141-9331(99)00019-8","title":"Distributed industrial control systems: a fault-tolerant architecture","display_name":"Distributed industrial control systems: a fault-tolerant architecture","publication_year":1999,"publication_date":"1999-09-01","ids":{"openalex":"https://openalex.org/W2023305119","doi":"https://doi.org/10.1016/s0141-9331(99)00019-8","mag":"2023305119"},"language":"en","primary_location":{"id":"doi:10.1016/s0141-9331(99)00019-8","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0141-9331(99)00019-8","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10251/152728","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087867274","display_name":"J.C. Campelo","orcid":"https://orcid.org/0000-0003-0558-7683"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J.C. Campelo","raw_affiliation_strings":["Fault Tolerant Systems research Group (GSTF), Department of Computer Engineering (DISCA), Technical University of Valencia, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fault Tolerant Systems research Group (GSTF), Department of Computer Engineering (DISCA), Technical University of Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100447842","display_name":"Francisco J. Rodr\u00edguez","orcid":"https://orcid.org/0000-0001-8508-1898"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"F. Rodr\u0131\u0301guez","raw_affiliation_strings":["Fault Tolerant Systems research Group (GSTF), Department of Computer Engineering (DISCA), Technical University of Valencia, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fault Tolerant Systems research Group (GSTF), Department of Computer Engineering (DISCA), Technical University of Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052385937","display_name":"Alicia Rubio","orcid":"https://orcid.org/0000-0003-0897-4806"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Rubio","raw_affiliation_strings":["Fault Tolerant Systems research Group (GSTF), Department of Computer Engineering (DISCA), Technical University of Valencia, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fault Tolerant Systems research Group (GSTF), Department of Computer Engineering (DISCA), Technical University of Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083554952","display_name":"R. Ors","orcid":"https://orcid.org/0000-0003-2787-4683"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"R. Ors","raw_affiliation_strings":["Fault Tolerant Systems research Group (GSTF), Department of Computer Engineering (DISCA), Technical University of Valencia, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fault Tolerant Systems research Group (GSTF), Department of Computer Engineering (DISCA), Technical University of Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080072238","display_name":"Pedro Gil","orcid":null},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"P.J. Gil","raw_affiliation_strings":["Fault Tolerant Systems research Group (GSTF), Department of Computer Engineering (DISCA), Technical University of Valencia, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fault Tolerant Systems research Group (GSTF), Department of Computer Engineering (DISCA), Technical University of Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065964683","display_name":"Lenin Lemus","orcid":"https://orcid.org/0000-0002-6361-6019"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"L. Lemus","raw_affiliation_strings":["Fault Tolerant Systems research Group (GSTF), Department of Computer Engineering (DISCA), Technical University of Valencia, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fault Tolerant Systems research Group (GSTF), Department of Computer Engineering (DISCA), Technical University of Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111976863","display_name":"J. Busquets","orcid":null},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J.V. Busquets","raw_affiliation_strings":["Fault Tolerant Systems research Group (GSTF), Department of Computer Engineering (DISCA), Technical University of Valencia, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fault Tolerant Systems research Group (GSTF), Department of Computer Engineering (DISCA), Technical University of Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037286468","display_name":"J. Albaladejo","orcid":null},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Albaladejo","raw_affiliation_strings":["Fault Tolerant Systems research Group (GSTF), Department of Computer Engineering (DISCA), Technical University of Valencia, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fault Tolerant Systems research Group (GSTF), Department of Computer Engineering (DISCA), Technical University of Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103576150","display_name":"J.J. Serrano","orcid":null},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"J.J. Serrano","raw_affiliation_strings":["Fault Tolerant Systems research Group (GSTF), Department of Computer Engineering (DISCA), Technical University of Valencia, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fault Tolerant Systems research Group (GSTF), Department of Computer Engineering (DISCA), Technical University of Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5103576150"],"corresponding_institution_ids":["https://openalex.org/I16097986"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":0.3051,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.61645169,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"23","issue":"2","first_page":"103","last_page":"112"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8781968355178833},{"id":"https://openalex.org/keywords/dependability","display_name":"Dependability","score":0.828033983707428},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.6698859333992004},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.576744019985199},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5318018794059753},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45352253317832947},{"id":"https://openalex.org/keywords/industrial-control-system","display_name":"Industrial control system","score":0.4379335939884186},{"id":"https://openalex.org/keywords/control-system","display_name":"Control system","score":0.42897891998291016},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4281530976295471},{"id":"https://openalex.org/keywords/systems-design","display_name":"Systems design","score":0.41592806577682495},{"id":"https://openalex.org/keywords/systems-architecture","display_name":"Systems architecture","score":0.4109414219856262},{"id":"https://openalex.org/keywords/control","display_name":"Control (management)","score":0.36842525005340576},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.11883184313774109},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08862292766571045}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8781968355178833},{"id":"https://openalex.org/C77019957","wikidata":"https://www.wikidata.org/wiki/Q2689057","display_name":"Dependability","level":2,"score":0.828033983707428},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.6698859333992004},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.576744019985199},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5318018794059753},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45352253317832947},{"id":"https://openalex.org/C40071531","wikidata":"https://www.wikidata.org/wiki/Q2513962","display_name":"Industrial control system","level":3,"score":0.4379335939884186},{"id":"https://openalex.org/C17500928","wikidata":"https://www.wikidata.org/wiki/Q959968","display_name":"Control system","level":2,"score":0.42897891998291016},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4281530976295471},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.41592806577682495},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.4109414219856262},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.36842525005340576},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.11883184313774109},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08862292766571045},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1016/s0141-9331(99)00019-8","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0141-9331(99)00019-8","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},{"id":"pmh:oai:riunet.upv.es:10251/152728","is_oa":true,"landing_page_url":"http://hdl.handle.net/10251/152728","pdf_url":null,"source":{"id":"https://openalex.org/S4306400639","display_name":"RiuNet (Universitat Polit\u00e8cnica de Val\u00e8ncia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I60053951","host_organization_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","host_organization_lineage":["https://openalex.org/I60053951"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:riunet.upv.es:10251/152728","is_oa":true,"landing_page_url":"http://hdl.handle.net/10251/152728","pdf_url":null,"source":{"id":"https://openalex.org/S4306400639","display_name":"RiuNet (Universitat Polit\u00e8cnica de Val\u00e8ncia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I60053951","host_organization_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","host_organization_lineage":["https://openalex.org/I60053951"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W580388120","https://openalex.org/W816829098","https://openalex.org/W1496267491","https://openalex.org/W1601873205","https://openalex.org/W1858565039","https://openalex.org/W2143731262","https://openalex.org/W2150075174","https://openalex.org/W2155870776","https://openalex.org/W2166151343"],"related_works":["https://openalex.org/W2391543021","https://openalex.org/W2769888378","https://openalex.org/W2125521484","https://openalex.org/W2152140907","https://openalex.org/W2342287828","https://openalex.org/W1484138680","https://openalex.org/W2978134206","https://openalex.org/W2126340413","https://openalex.org/W1683429535","https://openalex.org/W2373872571"],"abstract_inverted_index":null,"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}