{"id":"https://openalex.org/W2066157255","doi":"https://doi.org/10.1016/s0141-9331(98)00090-8","title":"Field programmable gate array-based PCI interface for a coprocessor system","display_name":"Field programmable gate array-based PCI interface for a coprocessor system","publication_year":1999,"publication_date":"1999-01-01","ids":{"openalex":"https://openalex.org/W2066157255","doi":"https://doi.org/10.1016/s0141-9331(98)00090-8","mag":"2066157255"},"language":"en","primary_location":{"id":"doi:10.1016/s0141-9331(98)00090-8","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0141-9331(98)00090-8","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010907476","display_name":"Kimmo Kuusilinna","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"Kimmo Kuusilinna","raw_affiliation_strings":["Tampere University of Technology, Signal Processing Laboratory, P.O. Box 553, FIN-33101 Tampere, Finland","Tampere University of Technology, Signal Processing Laboratory P.O.Box 553, FIN-33101 Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, Signal Processing Laboratory, P.O. Box 553, FIN-33101 Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere University of Technology, Signal Processing Laboratory P.O.Box 553, FIN-33101 Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102937415","display_name":"Timo D. H\u00e4m\u00e4l\u00e4inen","orcid":"https://orcid.org/0000-0002-7867-0800"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Timo H\u00e4m\u00e4l\u00e4inen","raw_affiliation_strings":["Tampere University of Technology, Signal Processing Laboratory, P.O. Box 553, FIN-33101 Tampere, Finland","Tampere University of Technology, Signal Processing Laboratory P.O.Box 553, FIN-33101 Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, Signal Processing Laboratory, P.O. Box 553, FIN-33101 Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere University of Technology, Signal Processing Laboratory P.O.Box 553, FIN-33101 Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014908854","display_name":"Jukka Saarinen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Jukka Saarinen","raw_affiliation_strings":["Tampere University of Technology, Signal Processing Laboratory, P.O. Box 553, FIN-33101 Tampere, Finland","Tampere University of Technology, Signal Processing Laboratory P.O.Box 553, FIN-33101 Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, Signal Processing Laboratory, P.O. Box 553, FIN-33101 Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere University of Technology, Signal Processing Laboratory P.O.Box 553, FIN-33101 Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5010907476"],"corresponding_institution_ids":["https://openalex.org/I4210133110"],"apc_list":{"value":2290,"currency":"USD","value_usd":2290},"apc_paid":null,"fwci":0.8286,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.73348774,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"22","issue":"7","first_page":"373","last_page":"388"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8940548896789551},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8323609828948975},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.749946117401123},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.692453145980835},{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.6702865362167358},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.6140339970588684},{"id":"https://openalex.org/keywords/pci-configuration-space","display_name":"PCI configuration space","score":0.6073891520500183},{"id":"https://openalex.org/keywords/conventional-pci","display_name":"Conventional PCI","score":0.586946964263916},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5836309790611267},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5722759962081909},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4826546311378479},{"id":"https://openalex.org/keywords/initialization","display_name":"Initialization","score":0.4213995039463043},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.41391780972480774},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40709468722343445},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3696839213371277},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.28206562995910645},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08687543869018555}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8940548896789551},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8323609828948975},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.749946117401123},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.692453145980835},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.6702865362167358},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.6140339970588684},{"id":"https://openalex.org/C122635869","wikidata":"https://www.wikidata.org/wiki/Q4046157","display_name":"PCI configuration space","level":4,"score":0.6073891520500183},{"id":"https://openalex.org/C45393284","wikidata":"https://www.wikidata.org/wiki/Q191012","display_name":"Conventional PCI","level":3,"score":0.586946964263916},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5836309790611267},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5722759962081909},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4826546311378479},{"id":"https://openalex.org/C114466953","wikidata":"https://www.wikidata.org/wiki/Q6034165","display_name":"Initialization","level":2,"score":0.4213995039463043},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.41391780972480774},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40709468722343445},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3696839213371277},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.28206562995910645},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08687543869018555},{"id":"https://openalex.org/C500558357","wikidata":"https://www.wikidata.org/wiki/Q12152","display_name":"Myocardial infarction","level":2,"score":0.0},{"id":"https://openalex.org/C118552586","wikidata":"https://www.wikidata.org/wiki/Q7867","display_name":"Psychiatry","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/s0141-9331(98)00090-8","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0141-9331(98)00090-8","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2061039353","https://openalex.org/W3028888544"],"related_works":["https://openalex.org/W2390820930","https://openalex.org/W2025129299","https://openalex.org/W2372537217","https://openalex.org/W2376105655","https://openalex.org/W2384704932","https://openalex.org/W2365804972","https://openalex.org/W2072972217","https://openalex.org/W2357355221","https://openalex.org/W2379732580","https://openalex.org/W2393415008"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}