{"id":"https://openalex.org/W2010148826","doi":"https://doi.org/10.1016/s0141-9331(98)00074-x","title":"Determination of processor allocation in the design of processor arrays","display_name":"Determination of processor allocation in the design of processor arrays","publication_year":1998,"publication_date":"1998-08-01","ids":{"openalex":"https://openalex.org/W2010148826","doi":"https://doi.org/10.1016/s0141-9331(98)00074-x","mag":"2010148826"},"language":"en","primary_location":{"id":"doi:10.1016/s0141-9331(98)00074-x","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0141-9331(98)00074-x","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008284452","display_name":"Dirk Fimmel","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Dirk Fimmel","raw_affiliation_strings":["Department of Electrical Engineering/IEE, Dresden University of Technology, Mommsenstr. 13, 01062 Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering/IEE, Dresden University of Technology, Mommsenstr. 13, 01062 Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007941239","display_name":"Renate Merker","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Renate Merker","raw_affiliation_strings":["Department of Electrical Engineering/IEE, Dresden University of Technology, Mommsenstr. 13, 01062 Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering/IEE, Dresden University of Technology, Mommsenstr. 13, 01062 Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5008284452"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":2.6474,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.90454261,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":"22","issue":"3-4","first_page":"149","last_page":"155"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9239447712898254},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.44181764125823975},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4137406051158905},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39563003182411194},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37653177976608276},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36779502034187317}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9239447712898254},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.44181764125823975},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4137406051158905},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39563003182411194},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37653177976608276},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36779502034187317}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1016/s0141-9331(98)00074-x","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0141-9331(98)00074-x","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.23.5786","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.23.5786","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.iee.et.tu-dresden.de/~fimmel/papers/jmm98.ps","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1485963869","https://openalex.org/W1523764530","https://openalex.org/W1617489376","https://openalex.org/W1895855269","https://openalex.org/W1963547452","https://openalex.org/W2002252837","https://openalex.org/W2064130185","https://openalex.org/W2074610187","https://openalex.org/W2079092669","https://openalex.org/W2083563334","https://openalex.org/W2139378242","https://openalex.org/W4234407207","https://openalex.org/W6600547075"],"related_works":["https://openalex.org/W2088669682","https://openalex.org/W2533728829","https://openalex.org/W3136156262","https://openalex.org/W3147463035","https://openalex.org/W2058198174","https://openalex.org/W2904718803","https://openalex.org/W3002622661","https://openalex.org/W2349804408","https://openalex.org/W2099025818","https://openalex.org/W37150954"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}