{"id":"https://openalex.org/W2094392104","doi":"https://doi.org/10.1016/s0141-9331(97)00055-0","title":"On timing constraints of snooping in a bus-based COMA multiprocessor","display_name":"On timing constraints of snooping in a bus-based COMA multiprocessor","publication_year":1998,"publication_date":"1998-02-01","ids":{"openalex":"https://openalex.org/W2094392104","doi":"https://doi.org/10.1016/s0141-9331(97)00055-0","mag":"2094392104"},"language":"en","primary_location":{"id":"doi:10.1016/s0141-9331(97)00055-0","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0141-9331(97)00055-0","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073009271","display_name":"Sangyeun Choa","orcid":null},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]},{"id":"https://openalex.org/I4210101327","display_name":"Twin Cities Orthopedics","ror":"https://ror.org/01en4s460","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I4210101327"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sangyeun Choa","raw_affiliation_strings":["University of Minnesota Twin Cities"],"affiliations":[{"raw_affiliation_string":"University of Minnesota Twin Cities","institution_ids":["https://openalex.org/I4210101327","https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051664875","display_name":"Jinseok Kong","orcid":null},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jinseok Kong","raw_affiliation_strings":["Dept. of Computer Science and Engineering, University of Minnesota, Minneapolis, MN 55455, USA","Department of Computer Science & Engineering, University of Minnesota Minneapolis, MN 55455, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, University of Minnesota, Minneapolis, MN 55455, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"Department of Computer Science & Engineering, University of Minnesota Minneapolis, MN 55455, USA#TAB#","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058985142","display_name":"Gyungho Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gyungho Lee","raw_affiliation_strings":["Division of Engineering, University of Texas at San Antonio, San Antonio, TX 78249-0665, USA"],"affiliations":[{"raw_affiliation_string":"Division of Engineering, University of Texas at San Antonio, San Antonio, TX 78249-0665, USA","institution_ids":["https://openalex.org/I45438204"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5073009271"],"corresponding_institution_ids":["https://openalex.org/I130238516","https://openalex.org/I4210101327"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":0.8384,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.76140709,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"21","issue":"5","first_page":"313","last_page":"318"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8867924213409424},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.764083743095398},{"id":"https://openalex.org/keywords/local-bus","display_name":"Local bus","score":0.6953776478767395},{"id":"https://openalex.org/keywords/back-side-bus","display_name":"Back-side bus","score":0.6564717888832092},{"id":"https://openalex.org/keywords/control-bus","display_name":"Control bus","score":0.6022647023200989},{"id":"https://openalex.org/keywords/address-bus","display_name":"Address bus","score":0.5466334223747253},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5203787088394165},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4738357961177826},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.45280152559280396},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.448981374502182},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.42085063457489014},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4120229482650757},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2742276191711426}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8867924213409424},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.764083743095398},{"id":"https://openalex.org/C202015219","wikidata":"https://www.wikidata.org/wiki/Q6664300","display_name":"Local bus","level":4,"score":0.6953776478767395},{"id":"https://openalex.org/C121013533","wikidata":"https://www.wikidata.org/wiki/Q742323","display_name":"Back-side bus","level":5,"score":0.6564717888832092},{"id":"https://openalex.org/C203315745","wikidata":"https://www.wikidata.org/wiki/Q2235486","display_name":"Control bus","level":3,"score":0.6022647023200989},{"id":"https://openalex.org/C54714250","wikidata":"https://www.wikidata.org/wiki/Q178048","display_name":"Address bus","level":3,"score":0.5466334223747253},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5203787088394165},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4738357961177826},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.45280152559280396},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.448981374502182},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.42085063457489014},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4120229482650757},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2742276191711426},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/s0141-9331(97)00055-0","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0141-9331(97)00055-0","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W93032051","https://openalex.org/W110756402","https://openalex.org/W1487783453","https://openalex.org/W1555915743","https://openalex.org/W1978980371","https://openalex.org/W1986988362","https://openalex.org/W2089363288","https://openalex.org/W2096210717","https://openalex.org/W2123199776","https://openalex.org/W2144147197","https://openalex.org/W2725179571","https://openalex.org/W2788962374","https://openalex.org/W6604456919","https://openalex.org/W6629156655","https://openalex.org/W6644891534","https://openalex.org/W6647133532","https://openalex.org/W6674409546","https://openalex.org/W6678243131","https://openalex.org/W6681169472","https://openalex.org/W6685657152"],"related_works":["https://openalex.org/W4244800129","https://openalex.org/W4255235451","https://openalex.org/W2404980846","https://openalex.org/W2387146226","https://openalex.org/W4245683708","https://openalex.org/W2156044951","https://openalex.org/W1980283343","https://openalex.org/W70103254","https://openalex.org/W1557584286","https://openalex.org/W51382759"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}