{"id":"https://openalex.org/W2086448944","doi":"https://doi.org/10.1016/s0141-9331(97)00052-5","title":"A study of bus emulation. Application to M68000 based systems","display_name":"A study of bus emulation. Application to M68000 based systems","publication_year":1998,"publication_date":"1998-02-01","ids":{"openalex":"https://openalex.org/W2086448944","doi":"https://doi.org/10.1016/s0141-9331(97)00052-5","mag":"2086448944"},"language":"en","primary_location":{"id":"doi:10.1016/s0141-9331(97)00052-5","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0141-9331(97)00052-5","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://idus.us.es/handle//11441/142988","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110169106","display_name":"Jose M. Rodriguez","orcid":null},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Jose M. Rodriguez","raw_affiliation_strings":["Facultad de Informdtica, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012 Sevilla, Spain"],"affiliations":[{"raw_affiliation_string":"Facultad de Informdtica, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012 Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059834579","display_name":"A Balcells","orcid":"https://orcid.org/0000-0001-8733-1811"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Civit-Balcells","raw_affiliation_strings":["Facultad de Informdtica, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012 Sevilla, Spain"],"affiliations":[{"raw_affiliation_string":"Facultad de Informdtica, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012 Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012722971","display_name":"G. Jim\u00e9nez","orcid":"https://orcid.org/0000-0003-4512-6750"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Gabriel Jim\u00e9nez","raw_affiliation_strings":["Facultad de Informdtica, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012 Sevilla, Spain"],"affiliations":[{"raw_affiliation_string":"Facultad de Informdtica, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012 Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075163995","display_name":"Jos\u00e9 Luis Sevillano","orcid":"https://orcid.org/0000-0002-1392-1832"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose L. Sevillano","raw_affiliation_strings":["Facultad de Informdtica, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012 Sevilla, Spain"],"affiliations":[{"raw_affiliation_string":"Facultad de Informdtica, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012 Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002083807","display_name":"Fernando D\u00edaz","orcid":"https://orcid.org/0000-0002-1767-5130"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"F. Diaz","raw_affiliation_strings":["Facultad de Informdtica, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012 Sevilla, Spain"],"affiliations":[{"raw_affiliation_string":"Facultad de Informdtica, Universidad de Sevilla, Avda. Reina Mercedes s/n, 41012 Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5110169106"],"corresponding_institution_ids":["https://openalex.org/I79238269"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.16658513,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"21","issue":"5","first_page":"319","last_page":"327"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.9792112112045288},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8531342148780823},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.7575565576553345},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.7491655349731445},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7182829976081848},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6367403268814087},{"id":"https://openalex.org/keywords/control-bus","display_name":"Control bus","score":0.5506295561790466},{"id":"https://openalex.org/keywords/can-bus","display_name":"CAN bus","score":0.5331774353981018},{"id":"https://openalex.org/keywords/local-bus","display_name":"Local bus","score":0.5117961764335632},{"id":"https://openalex.org/keywords/back-side-bus","display_name":"Back-side bus","score":0.43839821219444275},{"id":"https://openalex.org/keywords/control-system","display_name":"Control system","score":0.41143298149108887},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3929426968097687},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.09469336271286011},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09303522109985352},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.06056302785873413}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.9792112112045288},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8531342148780823},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.7575565576553345},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.7491655349731445},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7182829976081848},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6367403268814087},{"id":"https://openalex.org/C203315745","wikidata":"https://www.wikidata.org/wiki/Q2235486","display_name":"Control bus","level":3,"score":0.5506295561790466},{"id":"https://openalex.org/C201762086","wikidata":"https://www.wikidata.org/wiki/Q728183","display_name":"CAN bus","level":2,"score":0.5331774353981018},{"id":"https://openalex.org/C202015219","wikidata":"https://www.wikidata.org/wiki/Q6664300","display_name":"Local bus","level":4,"score":0.5117961764335632},{"id":"https://openalex.org/C121013533","wikidata":"https://www.wikidata.org/wiki/Q742323","display_name":"Back-side bus","level":5,"score":0.43839821219444275},{"id":"https://openalex.org/C17500928","wikidata":"https://www.wikidata.org/wiki/Q959968","display_name":"Control system","level":2,"score":0.41143298149108887},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3929426968097687},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.09469336271286011},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09303522109985352},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.06056302785873413},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1016/s0141-9331(97)00052-5","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0141-9331(97)00052-5","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},{"id":"pmh:oai:idus.us.es:11441/142988","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/142988","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:idus.us.es:11441/142988","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/142988","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2271048865","display_name":null,"funder_award_id":"TAP93-0443","funder_id":"https://openalex.org/F4320324278","funder_display_name":"Comisi\u00f3n Interministerial de Ciencia y Tecnolog\u00eda"}],"funders":[{"id":"https://openalex.org/F4320324278","display_name":"Comisi\u00f3n Interministerial de Ciencia y Tecnolog\u00eda","ror":"https://ror.org/034900433"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W2091201387","https://openalex.org/W2126056492"],"related_works":["https://openalex.org/W4244800129","https://openalex.org/W4255235451","https://openalex.org/W2404980846","https://openalex.org/W2387146226","https://openalex.org/W2026314975","https://openalex.org/W70103254","https://openalex.org/W2787679733","https://openalex.org/W2383984117","https://openalex.org/W1494565374","https://openalex.org/W2379360430"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}