{"id":"https://openalex.org/W2028624242","doi":"https://doi.org/10.1016/s0141-9331(96)01101-5","title":"A superscalar architecture to exploit instruction level parallelism","display_name":"A superscalar architecture to exploit instruction level parallelism","publication_year":1997,"publication_date":"1997-03-01","ids":{"openalex":"https://openalex.org/W2028624242","doi":"https://doi.org/10.1016/s0141-9331(96)01101-5","mag":"2028624242"},"language":"en","primary_location":{"id":"doi:10.1016/s0141-9331(96)01101-5","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0141-9331(96)01101-5","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103503628","display_name":"G.B. Steven","orcid":null},"institutions":[{"id":"https://openalex.org/I141584323","display_name":"University of Hertfordshire","ror":"https://ror.org/0267vjk41","country_code":"GB","type":"education","lineage":["https://openalex.org/I141584323"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Gordon Steven","raw_affiliation_strings":["University of Hertfordshire, Hatfield, Herts, AL10 9AB, UK"],"affiliations":[{"raw_affiliation_string":"University of Hertfordshire, Hatfield, Herts, AL10 9AB, UK","institution_ids":["https://openalex.org/I141584323"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013320597","display_name":"Bruce Christianson","orcid":"https://orcid.org/0000-0002-3777-7476"},"institutions":[{"id":"https://openalex.org/I141584323","display_name":"University of Hertfordshire","ror":"https://ror.org/0267vjk41","country_code":"GB","type":"education","lineage":["https://openalex.org/I141584323"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Bruce Christianson","raw_affiliation_strings":["University of Hertfordshire, Hatfield, Herts, AL10 9AB, UK"],"affiliations":[{"raw_affiliation_string":"University of Hertfordshire, Hatfield, Herts, AL10 9AB, UK","institution_ids":["https://openalex.org/I141584323"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111377176","display_name":"Roger Collins","orcid":null},"institutions":[{"id":"https://openalex.org/I141584323","display_name":"University of Hertfordshire","ror":"https://ror.org/0267vjk41","country_code":"GB","type":"education","lineage":["https://openalex.org/I141584323"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Roger Collins","raw_affiliation_strings":["University of Hertfordshire, Hatfield, Herts, AL10 9AB, UK"],"affiliations":[{"raw_affiliation_string":"University of Hertfordshire, Hatfield, Herts, AL10 9AB, UK","institution_ids":["https://openalex.org/I141584323"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022356093","display_name":"Richard D. Potter","orcid":null},"institutions":[{"id":"https://openalex.org/I141584323","display_name":"University of Hertfordshire","ror":"https://ror.org/0267vjk41","country_code":"GB","type":"education","lineage":["https://openalex.org/I141584323"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Richard Potter","raw_affiliation_strings":["University of Hertfordshire, Hatfield, Herts, AL10 9AB, UK"],"affiliations":[{"raw_affiliation_string":"University of Hertfordshire, Hatfield, Herts, AL10 9AB, UK","institution_ids":["https://openalex.org/I141584323"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110051972","display_name":"F.L. Steven","orcid":null},"institutions":[{"id":"https://openalex.org/I141584323","display_name":"University of Hertfordshire","ror":"https://ror.org/0267vjk41","country_code":"GB","type":"education","lineage":["https://openalex.org/I141584323"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Fleur Steven","raw_affiliation_strings":["University of Hertfordshire, Hatfield, Herts, AL10 9AB, UK"],"affiliations":[{"raw_affiliation_string":"University of Hertfordshire, Hatfield, Herts, AL10 9AB, UK","institution_ids":["https://openalex.org/I141584323"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5103503628"],"corresponding_institution_ids":["https://openalex.org/I141584323"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":1.8662,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.87338834,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"20","issue":"7","first_page":"391","last_page":"400"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9171136021614075},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.6756028532981873},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6433253288269043},{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.5716650485992432},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5480679273605347},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5446847677230835},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5126098990440369},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5082828402519226},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4954584836959839},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.4818774163722992},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.47486162185668945},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.46462661027908325},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4510969817638397},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4373571574687958},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.4160687029361725},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3291126489639282},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.186152845621109}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9171136021614075},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.6756028532981873},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6433253288269043},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.5716650485992432},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5480679273605347},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5446847677230835},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5126098990440369},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5082828402519226},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4954584836959839},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.4818774163722992},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.47486162185668945},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.46462661027908325},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4510969817638397},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4373571574687958},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.4160687029361725},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3291126489639282},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.186152845621109},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1016/s0141-9331(96)01101-5","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0141-9331(96)01101-5","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},{"id":"pmh:oai:uhra.herts.ac.uk:2299/15490","is_oa":false,"landing_page_url":"http://hdl.handle.net/2299/15490","pdf_url":null,"source":{"id":"https://openalex.org/S4306400241","display_name":"University of Hertfordshire Research Archive (University of Hertfordshire)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I141584323","host_organization_name":"University of Hertfordshire","host_organization_lineage":["https://openalex.org/I141584323"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W1499323045","https://openalex.org/W1555915743","https://openalex.org/W1586266715","https://openalex.org/W1590954054","https://openalex.org/W1965090426","https://openalex.org/W1974374403","https://openalex.org/W1975531347","https://openalex.org/W1977768014","https://openalex.org/W2017083980","https://openalex.org/W2022515236","https://openalex.org/W2043894196","https://openalex.org/W2044031054","https://openalex.org/W2049444521","https://openalex.org/W2063639637","https://openalex.org/W2107916517","https://openalex.org/W2109400628","https://openalex.org/W2113174625","https://openalex.org/W2114048016","https://openalex.org/W2117965359","https://openalex.org/W2119629105","https://openalex.org/W2122489278","https://openalex.org/W2129192659","https://openalex.org/W2130363691","https://openalex.org/W2132635145","https://openalex.org/W2133877928","https://openalex.org/W2143894108","https://openalex.org/W2148555526","https://openalex.org/W2576288252","https://openalex.org/W4230201611","https://openalex.org/W4299479309","https://openalex.org/W6644330138","https://openalex.org/W6661318767","https://openalex.org/W6666537196","https://openalex.org/W6676660690","https://openalex.org/W6676698028","https://openalex.org/W6678413487","https://openalex.org/W6679073214","https://openalex.org/W6679145057","https://openalex.org/W6679571414","https://openalex.org/W6681839573"],"related_works":["https://openalex.org/W2108104128","https://openalex.org/W2087838646","https://openalex.org/W3080121899","https://openalex.org/W1916582918","https://openalex.org/W1515587081","https://openalex.org/W2533681803","https://openalex.org/W2169029159","https://openalex.org/W2078054742","https://openalex.org/W4200599950","https://openalex.org/W2112915496"],"abstract_inverted_index":null,"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}