{"id":"https://openalex.org/W2001066412","doi":"https://doi.org/10.1016/s0141-9331(03)00101-7","title":"An asynchronous copy-back cache architecture","display_name":"An asynchronous copy-back cache architecture","publication_year":2003,"publication_date":"2003-06-30","ids":{"openalex":"https://openalex.org/W2001066412","doi":"https://doi.org/10.1016/s0141-9331(03)00101-7","mag":"2001066412"},"language":"en","primary_location":{"id":"doi:10.1016/s0141-9331(03)00101-7","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0141-9331(03)00101-7","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103160326","display_name":"Daranee Hormdee","orcid":"https://orcid.org/0009-0008-2192-5703"},"institutions":[{"id":"https://openalex.org/I179193067","display_name":"Khon Kaen University","ror":"https://ror.org/03cq4gr50","country_code":"TH","type":"education","lineage":["https://openalex.org/I179193067"]}],"countries":["TH"],"is_corresponding":true,"raw_author_name":"D. Hormdee","raw_affiliation_strings":["Department of Computer Engineering, KhonKaen University, KhonKaen 40002, Thailand"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, KhonKaen University, KhonKaen 40002, Thailand","institution_ids":["https://openalex.org/I179193067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053098822","display_name":"Jim Garside","orcid":"https://orcid.org/0000-0001-8812-4742"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"J.D. Garside","raw_affiliation_strings":["Department of Computer Science, The University of Manchester, Oxford Road, Manchester M13 9PL, UK","Department of Computer Science, The University of Manchester, Oxford Road, Manchester M13 9PL,UK"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, The University of Manchester, Oxford Road, Manchester M13 9PL, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Department of Computer Science, The University of Manchester, Oxford Road, Manchester M13 9PL,UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083177159","display_name":"Steve Furber","orcid":"https://orcid.org/0000-0002-6524-3367"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"S.B. Furber","raw_affiliation_strings":["Department of Computer Science, The University of Manchester, Oxford Road, Manchester M13 9PL, UK","Department of Computer Science, The University of Manchester, Oxford Road, Manchester M13 9PL,UK"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, The University of Manchester, Oxford Road, Manchester M13 9PL, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Department of Computer Science, The University of Manchester, Oxford Road, Manchester M13 9PL,UK","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103160326"],"corresponding_institution_ids":["https://openalex.org/I179193067"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12722938,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"27","issue":"10","first_page":"485","last_page":"500"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.900235652923584},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7418577671051025},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7379923462867737},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5711444020271301},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.5413347482681274},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.5205332040786743},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5064595937728882},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4792642295360565},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47780996561050415},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.42873597145080566},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.42360424995422363},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4147884249687195},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33008241653442383},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14693200588226318}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.900235652923584},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7418577671051025},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7379923462867737},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5711444020271301},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.5413347482681274},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.5205332040786743},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5064595937728882},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4792642295360565},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47780996561050415},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.42873597145080566},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.42360424995422363},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4147884249687195},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33008241653442383},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14693200588226318}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1016/s0141-9331(03)00101-7","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0141-9331(03)00101-7","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/68fc3fa9-026e-4a91-8399-6a9b5d5e654b","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/68fc3fa9-026e-4a91-8399-6a9b5d5e654b","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Hormdee, D, Garside, J D & Furber, S B 2003, 'An asynchronous copy-back cache architecture', Microprocessors and Microsystems, vol. 27, no. 10, pp. 485-500. https://doi.org/10.1016/S0141-9331(03)00101-7","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:pure.atira.dk:publications/68fc3fa9-026e-4a91-8399-6a9b5d5e654b","is_oa":false,"landing_page_url":"http://dblp.uni-trier.de/rec/bibtex/journals/mam/HormdeeGF03","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Hormdee, D, Garside, J D & Furber, S B 2003, 'An asynchronous copy-back cache architecture', Microprocessors and Microsystems, vol. 27, no. 10, pp. 485-500. https://doi.org/10.1016/S0141-9331(03)00101-7","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7900000214576721,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309398","display_name":"California Institute of Technology","ror":"https://ror.org/05dxps055"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2035259853","https://openalex.org/W2100589405","https://openalex.org/W2104105510","https://openalex.org/W2114875708","https://openalex.org/W2123021615","https://openalex.org/W2123580658","https://openalex.org/W2132339613","https://openalex.org/W2137329733","https://openalex.org/W2138000055","https://openalex.org/W2138356887","https://openalex.org/W2143285027","https://openalex.org/W2150054527","https://openalex.org/W2154346069","https://openalex.org/W2154622477","https://openalex.org/W2163820265","https://openalex.org/W2318518350","https://openalex.org/W4255807648"],"related_works":["https://openalex.org/W4312759433","https://openalex.org/W2290179447","https://openalex.org/W2057019356","https://openalex.org/W2123859627","https://openalex.org/W1521238853","https://openalex.org/W273173017","https://openalex.org/W2046654858","https://openalex.org/W2145343145","https://openalex.org/W2376113834","https://openalex.org/W2086718556"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}