{"id":"https://openalex.org/W2063064158","doi":"https://doi.org/10.1016/s0141-9331(03)00064-4","title":"Architecture and instruction set design of an ATM network processor","display_name":"Architecture and instruction set design of an ATM network processor","publication_year":2003,"publication_date":"2003-05-13","ids":{"openalex":"https://openalex.org/W2063064158","doi":"https://doi.org/10.1016/s0141-9331(03)00064-4","mag":"2063064158"},"language":"en","primary_location":{"id":"doi:10.1016/s0141-9331(03)00064-4","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0141-9331(03)00064-4","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111787929","display_name":"Gary D. Jones","orcid":null},"institutions":[{"id":"https://openalex.org/I162608824","display_name":"University of Sussex","ror":"https://ror.org/00ayhx656","country_code":"GB","type":"education","lineage":["https://openalex.org/I162608824"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Gary Jones","raw_affiliation_strings":["Communications Research Group, School of Engineering and Information Technology, University of Sussex, Falmer, Brighton BN19QT, E. Sussex, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Communications Research Group, School of Engineering and Information Technology, University of Sussex, Falmer, Brighton BN19QT, E. Sussex, UK","institution_ids":["https://openalex.org/I162608824"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088235880","display_name":"Elias Stipidis","orcid":null},"institutions":[{"id":"https://openalex.org/I162608824","display_name":"University of Sussex","ror":"https://ror.org/00ayhx656","country_code":"GB","type":"education","lineage":["https://openalex.org/I162608824"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Elias Stipidis","raw_affiliation_strings":["Communications Research Group, School of Engineering and Information Technology, University of Sussex, Falmer, Brighton BN19QT, E. Sussex, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Communications Research Group, School of Engineering and Information Technology, University of Sussex, Falmer, Brighton BN19QT, E. Sussex, UK","institution_ids":["https://openalex.org/I162608824"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I162608824"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":0.341,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.75033572,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"27","issue":"8","first_page":"367","last_page":"379"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.935333251953125},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6289902329444885},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5855231285095215},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5610806941986084},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.47579869627952576},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.25691884756088257},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2389681041240692}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.935333251953125},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6289902329444885},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5855231285095215},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5610806941986084},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.47579869627952576},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.25691884756088257},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2389681041240692},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1016/s0141-9331(03)00064-4","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0141-9331(03)00064-4","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},{"id":"pmh:oai:pure.atira.dk:publications/d28b2af3-ecfe-488c-b3e5-6d199742362f","is_oa":false,"landing_page_url":"https://research.brighton.ac.uk/en/publications/d28b2af3-ecfe-488c-b3e5-6d199742362f","pdf_url":null,"source":{"id":"https://openalex.org/S4306401758","display_name":"University of Brighton Repository (University of Brighton)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I71637028","host_organization_name":"University of Brighton","host_organization_lineage":["https://openalex.org/I71637028"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Jones, G & Stipidis, E 2003, 'Architecture and instruction set design of an ATM network processor', Microprocessors and Microsystems, vol. 27, no. 8, pp. 367-379. https://doi.org/10.1016/S0141-9331(03)00064-4","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1544057354","https://openalex.org/W1568286578","https://openalex.org/W1983096721","https://openalex.org/W1984972320","https://openalex.org/W2005128309","https://openalex.org/W2027870157","https://openalex.org/W2067086919","https://openalex.org/W2080085596","https://openalex.org/W2082265286","https://openalex.org/W2100335359","https://openalex.org/W2121301189","https://openalex.org/W2161864047","https://openalex.org/W2471106863","https://openalex.org/W2507240028","https://openalex.org/W2914554338","https://openalex.org/W2993776176","https://openalex.org/W4243983003","https://openalex.org/W4285719527","https://openalex.org/W6645889167","https://openalex.org/W6667417820","https://openalex.org/W6678209658","https://openalex.org/W6720682675","https://openalex.org/W6725092723","https://openalex.org/W6771373921"],"related_works":["https://openalex.org/W1998013902","https://openalex.org/W2550108858","https://openalex.org/W4252666953","https://openalex.org/W1781968824","https://openalex.org/W2031976241","https://openalex.org/W4247993032","https://openalex.org/W2120424507","https://openalex.org/W3145476088","https://openalex.org/W2117274229","https://openalex.org/W1963867998"],"abstract_inverted_index":null,"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-08-08T01:25:22.217667","created_date":"2025-10-10T00:00:00"}