{"id":"https://openalex.org/W1972039178","doi":"https://doi.org/10.1016/s0141-9331(01)00149-1","title":"Architecture of a fieldbus message scheduler coprocessor based on the planning paradigm","display_name":"Architecture of a fieldbus message scheduler coprocessor based on the planning paradigm","publication_year":2002,"publication_date":"2002-04-01","ids":{"openalex":"https://openalex.org/W1972039178","doi":"https://doi.org/10.1016/s0141-9331(01)00149-1","mag":"1972039178"},"language":"en","primary_location":{"id":"doi:10.1016/s0141-9331(01)00149-1","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0141-9331(01)00149-1","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10400.11/536","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070405774","display_name":"Ernesto Martins","orcid":"https://orcid.org/0000-0001-9870-4070"},"institutions":[{"id":"https://openalex.org/I60858718","display_name":"University of Aveiro","ror":"https://ror.org/00nt41z93","country_code":"PT","type":"education","lineage":["https://openalex.org/I60858718"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"Ernesto Martins","raw_affiliation_strings":["Electronics and Telecommunications Department/IEETA, University of Aveiro, P-3810-193 Aveiro, Portugal"],"affiliations":[{"raw_affiliation_string":"Electronics and Telecommunications Department/IEETA, University of Aveiro, P-3810-193 Aveiro, Portugal","institution_ids":["https://openalex.org/I60858718"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103525959","display_name":"Paulo Neves","orcid":null},"institutions":[{"id":"https://openalex.org/I60858718","display_name":"University of Aveiro","ror":"https://ror.org/00nt41z93","country_code":"PT","type":"education","lineage":["https://openalex.org/I60858718"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Paulo Neves","raw_affiliation_strings":["Electronics and Telecommunications Department/IEETA, University of Aveiro, P-3810-193 Aveiro, Portugal"],"affiliations":[{"raw_affiliation_string":"Electronics and Telecommunications Department/IEETA, University of Aveiro, P-3810-193 Aveiro, Portugal","institution_ids":["https://openalex.org/I60858718"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021030159","display_name":"Jos\u00e9 Fonseca","orcid":"https://orcid.org/0000-0001-5386-0782"},"institutions":[{"id":"https://openalex.org/I60858718","display_name":"University of Aveiro","ror":"https://ror.org/00nt41z93","country_code":"PT","type":"education","lineage":["https://openalex.org/I60858718"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Jos\u00e9 Fonseca","raw_affiliation_strings":["Electronics and Telecommunications Department/IEETA, University of Aveiro, P-3810-193 Aveiro, Portugal"],"affiliations":[{"raw_affiliation_string":"Electronics and Telecommunications Department/IEETA, University of Aveiro, P-3810-193 Aveiro, Portugal","institution_ids":["https://openalex.org/I60858718"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5070405774"],"corresponding_institution_ids":["https://openalex.org/I60858718"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":1.232,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.79114933,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"26","issue":"3","first_page":"97","last_page":"106"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9868000149726868,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11125","display_name":"Petri Nets in System Modeling","score":0.9861000180244446,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8598126769065857},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.8493473529815674},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6822709441184998},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6546263098716736},{"id":"https://openalex.org/keywords/fieldbus","display_name":"Fieldbus","score":0.5030784010887146},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.41741085052490234},{"id":"https://openalex.org/keywords/control-system","display_name":"Control system","score":0.09470084309577942}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8598126769065857},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.8493473529815674},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6822709441184998},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6546263098716736},{"id":"https://openalex.org/C2776690351","wikidata":"https://www.wikidata.org/wiki/Q1141640","display_name":"Fieldbus","level":3,"score":0.5030784010887146},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.41741085052490234},{"id":"https://openalex.org/C17500928","wikidata":"https://www.wikidata.org/wiki/Q959968","display_name":"Control system","level":2,"score":0.09470084309577942},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1016/s0141-9331(01)00149-1","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0141-9331(01)00149-1","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},{"id":"pmh:oai:repositorio.ipcb.pt:10400.11/536","is_oa":true,"landing_page_url":"http://hdl.handle.net/10400.11/536","pdf_url":null,"source":{"id":"https://openalex.org/S4306401969","display_name":"Reposit\u00f3rio Cient\u00edfico do Instituto Polit\u00e9cnico de Castelo Branco (Instituto Polit\u00e9cnico de Castelo Branco)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I144926016","host_organization_name":"Polytechnic Institute of Castelo Branco","host_organization_lineage":["https://openalex.org/I144926016"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"journal article"}],"best_oa_location":{"id":"pmh:oai:repositorio.ipcb.pt:10400.11/536","is_oa":true,"landing_page_url":"http://hdl.handle.net/10400.11/536","pdf_url":null,"source":{"id":"https://openalex.org/S4306401969","display_name":"Reposit\u00f3rio Cient\u00edfico do Instituto Polit\u00e9cnico de Castelo Branco (Instituto Polit\u00e9cnico de Castelo Branco)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I144926016","host_organization_name":"Polytechnic Institute of Castelo Branco","host_organization_lineage":["https://openalex.org/I144926016"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"journal article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5099999904632568,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1587568087","https://openalex.org/W1796053658","https://openalex.org/W1923325560","https://openalex.org/W1983322434","https://openalex.org/W2130721913","https://openalex.org/W2132326021","https://openalex.org/W2144732067"],"related_works":["https://openalex.org/W2364079217","https://openalex.org/W2354001445","https://openalex.org/W2546077184","https://openalex.org/W2982814558","https://openalex.org/W2005724428","https://openalex.org/W2987062793","https://openalex.org/W2141458065","https://openalex.org/W2154961667","https://openalex.org/W2169599552","https://openalex.org/W2155633849"],"abstract_inverted_index":null,"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}