{"id":"https://openalex.org/W2030544655","doi":"https://doi.org/10.1016/s0141-9331(00)00067-3","title":"An integrated state assignment and flip-flop selection technique for FSM synthesis","display_name":"An integrated state assignment and flip-flop selection technique for FSM synthesis","publication_year":2000,"publication_date":"2000-06-01","ids":{"openalex":"https://openalex.org/W2030544655","doi":"https://doi.org/10.1016/s0141-9331(00)00067-3","mag":"2030544655"},"language":"en","primary_location":{"id":"doi:10.1016/s0141-9331(00)00067-3","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0141-9331(00)00067-3","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077897203","display_name":"Imtiaz Ahmad","orcid":"https://orcid.org/0000-0002-0673-7324"},"institutions":[{"id":"https://openalex.org/I36721946","display_name":"Kuwait University","ror":"https://ror.org/021e5j056","country_code":"KW","type":"education","lineage":["https://openalex.org/I36721946"]}],"countries":["KW"],"is_corresponding":true,"raw_author_name":"I. Ahmad","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Kuwait University, P.O. Box 5969, Safat 13060, Kuwait","Department of Electrical and Computer Engineering, Kuwait University, P.O. Box 5969 Safat-13060, Kuwait"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Kuwait University, P.O. Box 5969, Safat 13060, Kuwait","institution_ids":["https://openalex.org/I36721946"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Kuwait University, P.O. Box 5969 Safat-13060, Kuwait","institution_ids":["https://openalex.org/I36721946"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058443769","display_name":"Faridah M. Ali","orcid":"https://orcid.org/0000-0001-6540-3511"},"institutions":[{"id":"https://openalex.org/I36721946","display_name":"Kuwait University","ror":"https://ror.org/021e5j056","country_code":"KW","type":"education","lineage":["https://openalex.org/I36721946"]}],"countries":["KW"],"is_corresponding":false,"raw_author_name":"F.M. Ali","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Kuwait University, P.O. Box 5969, Safat 13060, Kuwait","Department of Electrical and Computer Engineering, Kuwait University, P.O. Box 5969 Safat-13060, Kuwait"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Kuwait University, P.O. Box 5969, Safat 13060, Kuwait","institution_ids":["https://openalex.org/I36721946"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Kuwait University, P.O. Box 5969 Safat-13060, Kuwait","institution_ids":["https://openalex.org/I36721946"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087874704","display_name":"Raza Ul-Mustafa","orcid":null},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Ul-Mustafa","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Iowa State University, Ames, IA 50011, USA","Department of Electrical and Computer Engineering  Iowa State University  Ames  IA 50011  USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, Ames, IA 50011, USA","institution_ids":["https://openalex.org/I173911158"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering  Iowa State University  Ames  IA 50011  USA","institution_ids":["https://openalex.org/I173911158"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5077897203"],"corresponding_institution_ids":["https://openalex.org/I36721946"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.11773963,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"24","issue":"3","first_page":"141","last_page":"152"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8354886174201965},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.623172402381897},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.6103121638298035},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6098500490188599},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.571208655834198},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5276573896408081},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.5092233419418335},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5007205009460449},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4862424433231354},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.4622950255870819},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4412168264389038},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.42976635694503784},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.42650866508483887},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2009791135787964},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08858329057693481}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8354886174201965},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.623172402381897},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.6103121638298035},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6098500490188599},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.571208655834198},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5276573896408081},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.5092233419418335},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5007205009460449},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4862424433231354},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.4622950255870819},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4412168264389038},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.42976635694503784},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.42650866508483887},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2009791135787964},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08858329057693481},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/s0141-9331(00)00067-3","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0141-9331(00)00067-3","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1510543252","https://openalex.org/W1570906644","https://openalex.org/W1589918049","https://openalex.org/W1879281873","https://openalex.org/W1992965796","https://openalex.org/W1995501342","https://openalex.org/W2024060531","https://openalex.org/W2031432447","https://openalex.org/W2053913299","https://openalex.org/W2069323107","https://openalex.org/W2081612620","https://openalex.org/W2082909013","https://openalex.org/W2098963055","https://openalex.org/W2112170293","https://openalex.org/W2116018641","https://openalex.org/W2122288495","https://openalex.org/W2132536544","https://openalex.org/W2144193941","https://openalex.org/W2148830996","https://openalex.org/W2163460941","https://openalex.org/W2171690703","https://openalex.org/W2903691225","https://openalex.org/W3023540311","https://openalex.org/W3189823449","https://openalex.org/W4233210187","https://openalex.org/W4285719527","https://openalex.org/W6609703661"],"related_works":["https://openalex.org/W2262031297","https://openalex.org/W2733322820","https://openalex.org/W2482318635","https://openalex.org/W2020161494","https://openalex.org/W2535130387","https://openalex.org/W2045056374","https://openalex.org/W2298981088","https://openalex.org/W2163601309","https://openalex.org/W2110968362","https://openalex.org/W2141941412"],"abstract_inverted_index":null,"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}