{"id":"https://openalex.org/W1592699194","doi":"https://doi.org/10.1016/s0065-2458(08)60406-4","title":"High-Level Synthesis of Digital Circuits","display_name":"High-Level Synthesis of Digital Circuits","publication_year":1993,"publication_date":"1993-01-01","ids":{"openalex":"https://openalex.org/W1592699194","doi":"https://doi.org/10.1016/s0065-2458(08)60406-4","mag":"1592699194"},"language":"en","primary_location":{"id":"doi:10.1016/s0065-2458(08)60406-4","is_oa":true,"landing_page_url":"https://doi.org/10.1016/s0065-2458(08)60406-4","pdf_url":null,"source":{"id":"https://openalex.org/S183285281","display_name":"Advances in computers","issn_l":"0065-2458","issn":["0065-2458"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"book series"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Computers","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1016/s0065-2458(08)60406-4","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["Center for Integrated Systems Stanford University Stanford, California","Center for Integrated Systems, Stanford University, Stanford, California"],"affiliations":[{"raw_affiliation_string":"Center for Integrated Systems Stanford University Stanford, California","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Center for Integrated Systems, Stanford University, Stanford, California","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5072927296"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":1.4238,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.83298969,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"207","last_page":"283"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.8117048740386963},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7443854808807373},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5474976301193237},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5344502329826355},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5189228057861328},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.418631911277771},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.41503822803497314},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3796294629573822},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3498782515525818},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.34136977791786194},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.29763680696487427},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2527642846107483},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2151954472064972},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1986522674560547},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.16478681564331055},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0929061770439148}],"concepts":[{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.8117048740386963},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7443854808807373},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5474976301193237},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5344502329826355},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5189228057861328},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.418631911277771},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.41503822803497314},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3796294629573822},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3498782515525818},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.34136977791786194},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.29763680696487427},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2527642846107483},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2151954472064972},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1986522674560547},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.16478681564331055},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0929061770439148},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/s0065-2458(08)60406-4","is_oa":true,"landing_page_url":"https://doi.org/10.1016/s0065-2458(08)60406-4","pdf_url":null,"source":{"id":"https://openalex.org/S183285281","display_name":"Advances in computers","issn_l":"0065-2458","issn":["0065-2458"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"book series"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Computers","raw_type":"book-chapter"}],"best_oa_location":{"id":"doi:10.1016/s0065-2458(08)60406-4","is_oa":true,"landing_page_url":"https://doi.org/10.1016/s0065-2458(08)60406-4","pdf_url":null,"source":{"id":"https://openalex.org/S183285281","display_name":"Advances in computers","issn_l":"0065-2458","issn":["0065-2458"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"book series"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Computers","raw_type":"book-chapter"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":65,"referenced_works":["https://openalex.org/W12081373","https://openalex.org/W192338494","https://openalex.org/W1481625184","https://openalex.org/W1482082486","https://openalex.org/W1486117303","https://openalex.org/W1491178396","https://openalex.org/W1544310393","https://openalex.org/W1575115198","https://openalex.org/W1593445040","https://openalex.org/W1874054088","https://openalex.org/W1972763734","https://openalex.org/W1989530661","https://openalex.org/W2010124937","https://openalex.org/W2027077493","https://openalex.org/W2035692895","https://openalex.org/W2042202727","https://openalex.org/W2053013213","https://openalex.org/W2053894614","https://openalex.org/W2063747323","https://openalex.org/W2064328314","https://openalex.org/W2068528206","https://openalex.org/W2069295582","https://openalex.org/W2070380783","https://openalex.org/W2081234028","https://openalex.org/W2087376924","https://openalex.org/W2093842169","https://openalex.org/W2100123442","https://openalex.org/W2100596926","https://openalex.org/W2100882463","https://openalex.org/W2115166483","https://openalex.org/W2118087925","https://openalex.org/W2118113314","https://openalex.org/W2123572303","https://openalex.org/W2129603047","https://openalex.org/W2129926024","https://openalex.org/W2131065168","https://openalex.org/W2134354173","https://openalex.org/W2144108271","https://openalex.org/W2151103736","https://openalex.org/W2153759747","https://openalex.org/W2164377872","https://openalex.org/W2166707097","https://openalex.org/W2167220901","https://openalex.org/W3171027233","https://openalex.org/W4214633034","https://openalex.org/W4231345919","https://openalex.org/W4233466666","https://openalex.org/W4240226712","https://openalex.org/W4247314063","https://openalex.org/W4253815582","https://openalex.org/W4299866835","https://openalex.org/W6663471695","https://openalex.org/W6666421665","https://openalex.org/W6672529209","https://openalex.org/W6673817630","https://openalex.org/W6675106950","https://openalex.org/W6677352048","https://openalex.org/W6677498807","https://openalex.org/W6677749832","https://openalex.org/W6678055287","https://openalex.org/W6679529532","https://openalex.org/W6682673398","https://openalex.org/W6684134471","https://openalex.org/W6684288923","https://openalex.org/W6796763242"],"related_works":["https://openalex.org/W4241206086","https://openalex.org/W1964556228","https://openalex.org/W2351310008","https://openalex.org/W2377041390","https://openalex.org/W2386022279","https://openalex.org/W659242671","https://openalex.org/W2243536805","https://openalex.org/W2081132365","https://openalex.org/W2181841040","https://openalex.org/W2913530739"],"abstract_inverted_index":{"This":[0],"chapter":[1,56,112,141],"discusses":[2,57],"state-of-the-art":[3],"in":[4,49],"the":[5,11,18,50,86,100,123],"high-level":[6,15,24,53,149,156],"synthesis":[7,43,78,82,121,150],"of":[8,30,37,39,52,89,148],"digital":[9],"circuits,":[10,132],"success":[12],"achieved":[13],"by":[14,28,143,152],"synthesis,":[16],"and":[17,79,83,102,108,117,122,133,151,154],"present":[19],"difficulties.":[20],"It":[21],"mentions":[22],"that":[23,70,80],"modeling":[25,58],"is":[26],"done":[27],"means":[29],"hardware":[31],"description":[32],"languages":[33],"(HDLs).":[34],"The":[35,55,111,140],"lack":[36],"standardization":[38],"HDLs":[40],"suitable":[41],"for":[42,77],"has":[44],"been":[45],"a":[46,74,145],"major":[47],"impediment":[48],"diffusion":[51],"synthesis.":[54,119,157],"issues":[59],"with":[60,106],"particular":[61,87],"reference":[62],"to":[63,130,135],"abstract":[64],"circuit":[65,94],"models,":[66],"based":[67],"on":[68],"graphs":[69],"can":[71],"serve":[72],"as":[73,128],"common":[75],"basis":[76],"decouple":[81],"optimization":[84],"from":[85],"features":[88],"any":[90],"given":[91],"language.":[92],"Sequel":[93],"models":[95,137],"are":[96,126,138],"discussed":[97],"at":[98],"both":[99],"functional":[101],"logic":[103],"abstraction":[104],"levels":[105],"behavioral":[107],"structural":[109],"flavors.":[110],"describes":[113],"scheduling,":[114],"resource":[115],"binding,":[116],"control":[118],"Structural":[120],"related":[124],"tasks":[125],"described":[127],"applied":[129],"non-pipelined":[131],"extensions":[134],"pipelined":[136],"reported.":[139],"concludes":[142],"giving":[144],"short":[146],"history":[147],"describing":[153],"comparing":[155]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}