{"id":"https://openalex.org/W2063354013","doi":"https://doi.org/10.1016/s0026-2714(03)00002-7","title":"Semiconductor Memories: Technologies, Testing and Reliability; Ashok K. Sharma. IEEE Press and Wiley Interscience, New York, 1997. Hardcover, pp. 462, plus XII, ISBN 0-7803-1000-4","display_name":"Semiconductor Memories: Technologies, Testing and Reliability; Ashok K. Sharma. IEEE Press and Wiley Interscience, New York, 1997. Hardcover, pp. 462, plus XII, ISBN 0-7803-1000-4","publication_year":2003,"publication_date":"2003-03-01","ids":{"openalex":"https://openalex.org/W2063354013","doi":"https://doi.org/10.1016/s0026-2714(03)00002-7","mag":"2063354013"},"language":"en","primary_location":{"id":"doi:10.1016/s0026-2714(03)00002-7","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0026-2714(03)00002-7","pdf_url":null,"source":{"id":"https://openalex.org/S133646729","display_name":"Microelectronics Reliability","issn_l":"0026-2714","issn":["0026-2714","1872-941X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microelectronics Reliability","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004058721","display_name":"Mile Stoj\u010dev","orcid":"https://orcid.org/0000-0001-7827-1722"},"institutions":[{"id":"https://openalex.org/I152518017","display_name":"University of Nis","ror":"https://ror.org/00965bg92","country_code":"RS","type":"education","lineage":["https://openalex.org/I152518017"]}],"countries":["RS"],"is_corresponding":true,"raw_author_name":"Mile Stojcev","raw_affiliation_strings":["Faculty of Electronic Engineering University of Nis Beogradska 14, P.O. Box 73, 18000 Nis Yugoslavia","Faculty of Electronic Engineering, University of Ni\u0161, Beogradska 14, P.O. Box 73, 18000 Ni\u0161, Yugoslavia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electronic Engineering University of Nis Beogradska 14, P.O. Box 73, 18000 Nis Yugoslavia","institution_ids":["https://openalex.org/I152518017"]},{"raw_affiliation_string":"Faculty of Electronic Engineering, University of Ni\u0161, Beogradska 14, P.O. Box 73, 18000 Ni\u0161, Yugoslavia","institution_ids":["https://openalex.org/I152518017"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5004058721"],"corresponding_institution_ids":["https://openalex.org/I152518017"],"apc_list":{"value":2190,"currency":"USD","value_usd":2190},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14925398,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"43","issue":"3","first_page":"515","last_page":"515"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9190999865531921,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9190999865531921,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.90829998254776,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5875555872917175},{"id":"https://openalex.org/keywords/engineering-physics","display_name":"Engineering physics","score":0.4278203845024109},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.34824830293655396},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3243725299835205},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31677472591400146},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.18461644649505615},{"id":"https://openalex.org/keywords/thermodynamics","display_name":"Thermodynamics","score":0.06216883659362793}],"concepts":[{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5875555872917175},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.4278203845024109},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.34824830293655396},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3243725299835205},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31677472591400146},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.18461644649505615},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.06216883659362793},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/s0026-2714(03)00002-7","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0026-2714(03)00002-7","pdf_url":null,"source":{"id":"https://openalex.org/S133646729","display_name":"Microelectronics Reliability","issn_l":"0026-2714","issn":["0026-2714","1872-941X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microelectronics Reliability","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2033512842","https://openalex.org/W4322734194","https://openalex.org/W3005535424","https://openalex.org/W4233600955","https://openalex.org/W2913665393","https://openalex.org/W2369695847","https://openalex.org/W2994319598","https://openalex.org/W2047067935","https://openalex.org/W1607054433","https://openalex.org/W2110842462"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}