{"id":"https://openalex.org/W2033890544","doi":"https://doi.org/10.1016/s0022-0000(68)80010-8","title":"Extensions of asynchronous circuits and the delay problem I. Good extensions and the delay problem of the first kind","display_name":"Extensions of asynchronous circuits and the delay problem I. Good extensions and the delay problem of the first kind","publication_year":1968,"publication_date":"1968-10-01","ids":{"openalex":"https://openalex.org/W2033890544","doi":"https://doi.org/10.1016/s0022-0000(68)80010-8","mag":"2033890544"},"language":"en","primary_location":{"id":"doi:10.1016/s0022-0000(68)80010-8","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0022-0000(68)80010-8","pdf_url":null,"source":{"id":"https://openalex.org/S141020589","display_name":"Journal of Computer and System Sciences","issn_l":"0022-0000","issn":["0022-0000","1090-2724"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Computer and System Sciences","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004669439","display_name":"Izumi Kimura","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Izumi Kimura","raw_affiliation_strings":["Department of Foundations of Mathematical Sciences, Tokyo University of Education, 3-29-1 Otsuka, Bunkyo-ku, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Foundations of Mathematical Sciences, Tokyo University of Education, 3-29-1 Otsuka, Bunkyo-ku, Tokyo, Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5004669439"],"corresponding_institution_ids":[],"apc_list":{"value":2520,"currency":"USD","value_usd":2520},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.20368118,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":"3","first_page":"251","last_page":"287"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7564849853515625},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.68453449010849},{"id":"https://openalex.org/keywords/extension","display_name":"Extension (predicate logic)","score":0.5967991948127747},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5308650135993958},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.5136148929595947},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.5082635283470154},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5018160343170166},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.4747103750705719},{"id":"https://openalex.org/keywords/perspective","display_name":"Perspective (graphical)","score":0.43941256403923035},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.3771575093269348},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.28638458251953125},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.1671360731124878},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13206791877746582},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12660115957260132},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.08720839023590088},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07695573568344116},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07542982697486877}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7564849853515625},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.68453449010849},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.5967991948127747},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5308650135993958},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.5136148929595947},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.5082635283470154},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5018160343170166},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.4747103750705719},{"id":"https://openalex.org/C12713177","wikidata":"https://www.wikidata.org/wiki/Q1900281","display_name":"Perspective (graphical)","level":2,"score":0.43941256403923035},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.3771575093269348},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.28638458251953125},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.1671360731124878},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13206791877746582},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12660115957260132},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.08720839023590088},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07695573568344116},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07542982697486877},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/s0022-0000(68)80010-8","is_oa":false,"landing_page_url":"https://doi.org/10.1016/s0022-0000(68)80010-8","pdf_url":null,"source":{"id":"https://openalex.org/S141020589","display_name":"Journal of Computer and System Sciences","issn_l":"0022-0000","issn":["0022-0000","1090-2724"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Computer and System Sciences","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2084270288","https://openalex.org/W2089904802","https://openalex.org/W2533315397","https://openalex.org/W3177082579","https://openalex.org/W6728224132","https://openalex.org/W7062389935"],"related_works":["https://openalex.org/W1948903516","https://openalex.org/W1993985975","https://openalex.org/W3094139610","https://openalex.org/W2187164010","https://openalex.org/W4312516786","https://openalex.org/W2138474603","https://openalex.org/W2146990170","https://openalex.org/W2085028021","https://openalex.org/W937897205","https://openalex.org/W2093992207"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-03-10T14:07:55.174380","created_date":"2025-10-10T00:00:00"}