{"id":"https://openalex.org/W7167728599","doi":"https://doi.org/10.1016/j.vlsi.2026.102815","title":"TOGLAS: Transistor-level OpAmp design Generation with Large language model-Assisted hierarchical topology Synthesis","display_name":"TOGLAS: Transistor-level OpAmp design Generation with Large language model-Assisted hierarchical topology Synthesis","publication_year":2026,"publication_date":"2026-07-08","ids":{"openalex":"https://openalex.org/W7167728599","doi":"https://doi.org/10.1016/j.vlsi.2026.102815"},"language":"en","primary_location":{"id":"doi:10.1016/j.vlsi.2026.102815","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.vlsi.2026.102815","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015187853","display_name":"Jinglin Han","orcid":"https://orcid.org/0000-0002-1777-2686"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jinglin Han","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0002-1777-2686","affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130406057","display_name":"Yanxi Li","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yanxi Li","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0009-0002-2244-5855","affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5140245287","display_name":"Yue Zhang","orcid":"https://orcid.org/0000-0003-4768-7519"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yue Zhang","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0003-4768-7519","affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5100396131","display_name":"Peng Wang","orcid":"https://orcid.org/0000-0003-2006-408X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Peng Wang","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0003-2006-408X","affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2150,"currency":"USD","value_usd":2150},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.94001617,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":"111","issue":null,"first_page":"102815","last_page":"102815"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.3059999942779541,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.3059999942779541,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.22439999878406525,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.09049999713897705,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.46230000257492065},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.39899998903274536},{"id":"https://openalex.org/keywords/network-synthesis-filters","display_name":"Network synthesis filters","score":0.376800000667572},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3528999984264374},{"id":"https://openalex.org/keywords/computer-aided-design","display_name":"Computer Aided Design","score":0.29980000853538513},{"id":"https://openalex.org/keywords/production","display_name":"Production (economics)","score":0.29919999837875366}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5961999893188477},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.46230000257492065},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.39899998903274536},{"id":"https://openalex.org/C51297928","wikidata":"https://www.wikidata.org/wiki/Q7001207","display_name":"Network synthesis filters","level":2,"score":0.376800000667572},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3693999946117401},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3528999984264374},{"id":"https://openalex.org/C119823426","wikidata":"https://www.wikidata.org/wiki/Q184793","display_name":"Computer Aided Design","level":2,"score":0.29980000853538513},{"id":"https://openalex.org/C2778348673","wikidata":"https://www.wikidata.org/wiki/Q739302","display_name":"Production (economics)","level":2,"score":0.29919999837875366},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.29280000925064087},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.2896000146865845},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.27950000762939453},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.275299996137619},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2694000005722046},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2628999948501587},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.26080000400543213},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.26030001044273376},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25769999623298645}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/j.vlsi.2026.102815","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.vlsi.2026.102815","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2911472431","https://openalex.org/W4384785540","https://openalex.org/W4385154425","https://openalex.org/W4402593059","https://openalex.org/W4412695933"],"related_works":[],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-10T05:49:55.623906","created_date":"2026-07-09T00:00:00"}