{"id":"https://openalex.org/W7153814466","doi":"https://doi.org/10.1016/j.vlsi.2026.102742","title":"Archive-driven reinforcement learning for FPGA logic optimization","display_name":"Archive-driven reinforcement learning for FPGA logic optimization","publication_year":2026,"publication_date":"2026-04-12","ids":{"openalex":"https://openalex.org/W7153814466","doi":"https://doi.org/10.1016/j.vlsi.2026.102742"},"language":"en","primary_location":{"id":"doi:10.1016/j.vlsi.2026.102742","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.vlsi.2026.102742","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066857659","display_name":"Junhan Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I111599522","display_name":"Jiangnan University","ror":"https://ror.org/04mkzax54","country_code":"CN","type":"education","lineage":["https://openalex.org/I111599522"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junhan Zhu","raw_affiliation_strings":["School of Integrated Circuits, Jiangnan University, Wuxi, China"],"raw_orcid":"https://orcid.org/0009-0002-5464-1893","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Jiangnan University, Wuxi, China","institution_ids":["https://openalex.org/I111599522"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5124940584","display_name":"Zhongyan Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I2800372957","display_name":"China Electronics Technology Group Corporation","ror":"https://ror.org/0098hst83","country_code":"CN","type":"company","lineage":["https://openalex.org/I2800372957"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhongyan Xu","raw_affiliation_strings":["China Electronics Technology Group Corporation 58th Research Institute, Wuxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"China Electronics Technology Group Corporation 58th Research Institute, Wuxi, China","institution_ids":["https://openalex.org/I2800372957"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101846868","display_name":"Jicong Fan","orcid":"https://orcid.org/0009-0003-0378-3370"},"institutions":[{"id":"https://openalex.org/I2800372957","display_name":"China Electronics Technology Group Corporation","ror":"https://ror.org/0098hst83","country_code":"CN","type":"company","lineage":["https://openalex.org/I2800372957"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jicong Fan","raw_affiliation_strings":["China Electronics Technology Group Corporation 58th Research Institute, Wuxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"China Electronics Technology Group Corporation 58th Research Institute, Wuxi, China","institution_ids":["https://openalex.org/I2800372957"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5124901182","display_name":"Xijun Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I111599522","display_name":"Jiangnan University","ror":"https://ror.org/04mkzax54","country_code":"CN","type":"education","lineage":["https://openalex.org/I111599522"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xijun Cheng","raw_affiliation_strings":["School of Integrated Circuits, Jiangnan University, Wuxi, China"],"raw_orcid":"https://orcid.org/0009-0006-4110-5097","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Jiangnan University, Wuxi, China","institution_ids":["https://openalex.org/I111599522"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071557152","display_name":"Zhiguo Yu","orcid":"https://orcid.org/0000-0003-3435-8628"},"institutions":[{"id":"https://openalex.org/I111599522","display_name":"Jiangnan University","ror":"https://ror.org/04mkzax54","country_code":"CN","type":"education","lineage":["https://openalex.org/I111599522"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhiguo Yu","raw_affiliation_strings":["School of Integrated Circuits, Jiangnan University, Wuxi, China"],"raw_orcid":"https://orcid.org/0000-0003-3435-8628","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Jiangnan University, Wuxi, China","institution_ids":["https://openalex.org/I111599522"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5133464726","display_name":"Xiaofeng Gu","orcid":"https://orcid.org/0000-0001-8299-6451"},"institutions":[{"id":"https://openalex.org/I111599522","display_name":"Jiangnan University","ror":"https://ror.org/04mkzax54","country_code":"CN","type":"education","lineage":["https://openalex.org/I111599522"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xiaofeng Gu","raw_affiliation_strings":["School of Integrated Circuits, Jiangnan University, Wuxi, China"],"raw_orcid":"https://orcid.org/0000-0001-8299-6451","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Jiangnan University, Wuxi, China","institution_ids":["https://openalex.org/I111599522"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5071557152","https://openalex.org/A5133464726"],"corresponding_institution_ids":["https://openalex.org/I111599522"],"apc_list":{"value":2150,"currency":"USD","value_usd":2150},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.82993658,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"109","issue":null,"first_page":"102742","last_page":"102742"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.600600004196167,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.600600004196167,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.09489999711513519,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.03689999878406525,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5454000234603882},{"id":"https://openalex.org/keywords/reinforcement-learning","display_name":"Reinforcement learning","score":0.4674000144004822},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.35260000824928284},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.29760000109672546},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.295199990272522},{"id":"https://openalex.org/keywords/optimization-problem","display_name":"Optimization problem","score":0.2937999963760376}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6060000061988831},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5454000234603882},{"id":"https://openalex.org/C97541855","wikidata":"https://www.wikidata.org/wiki/Q830687","display_name":"Reinforcement learning","level":2,"score":0.4674000144004822},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3549000024795532},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.35260000824928284},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.3174999952316284},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.29760000109672546},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.295199990272522},{"id":"https://openalex.org/C137836250","wikidata":"https://www.wikidata.org/wiki/Q984063","display_name":"Optimization problem","level":2,"score":0.2937999963760376},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.28999999165534973},{"id":"https://openalex.org/C67203356","wikidata":"https://www.wikidata.org/wiki/Q1321905","display_name":"Reinforcement","level":2,"score":0.2840000092983246},{"id":"https://openalex.org/C2987595161","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Optimization algorithm","level":2,"score":0.2816999852657318},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2741999924182892},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.27399998903274536},{"id":"https://openalex.org/C37374048","wikidata":"https://www.wikidata.org/wiki/Q188674","display_name":"Programmable logic controller","level":2,"score":0.2709999978542328},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2685000002384186},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2678000032901764},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2644999921321869},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.26420000195503235},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2621000111103058},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.25850000977516174}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/j.vlsi.2026.102742","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.vlsi.2026.102742","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320328844","display_name":"China Electronics Technology Group Corporation","ror":"https://ror.org/0098hst83"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2100465945","https://openalex.org/W2105715355","https://openalex.org/W2150787480","https://openalex.org/W2165643425","https://openalex.org/W2962949351","https://openalex.org/W3018036994","https://openalex.org/W3109579920","https://openalex.org/W3169517138","https://openalex.org/W4289981648","https://openalex.org/W4312939266","https://openalex.org/W4318685218","https://openalex.org/W4319870589","https://openalex.org/W4384916994","https://openalex.org/W4388568026","https://openalex.org/W4401873149","https://openalex.org/W4411993003"],"related_works":[],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-04-15T05:59:14.812645","created_date":"2026-04-13T00:00:00"}