{"id":"https://openalex.org/W7134939856","doi":"https://doi.org/10.1016/j.vlsi.2026.102698","title":"On-chip SRAM macro with 0.45\u03bcW/Mbit-leakage data retention using simultaneous control of source-line and body-line biasing","display_name":"On-chip SRAM macro with 0.45\u03bcW/Mbit-leakage data retention using simultaneous control of source-line and body-line biasing","publication_year":2026,"publication_date":"2026-03-10","ids":{"openalex":"https://openalex.org/W7134939856","doi":"https://doi.org/10.1016/j.vlsi.2026.102698"},"language":"en","primary_location":{"id":"doi:10.1016/j.vlsi.2026.102698","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.vlsi.2026.102698","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5128707225","display_name":"Hyejin Jo","orcid":null},"institutions":[{"id":"https://openalex.org/I110273157","display_name":"Kookmin University","ror":"https://ror.org/0049erg63","country_code":"KR","type":"education","lineage":["https://openalex.org/I110273157"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyejin Jo","raw_affiliation_strings":["School of Electrical Engineering, Kookmin University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Kookmin University, Seoul, Korea","institution_ids":["https://openalex.org/I110273157"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026015039","display_name":"J.-H. Lee","orcid":"https://orcid.org/0009-0007-8097-5623"},"institutions":[{"id":"https://openalex.org/I110273157","display_name":"Kookmin University","ror":"https://ror.org/0049erg63","country_code":"KR","type":"education","lineage":["https://openalex.org/I110273157"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaesung Lee","raw_affiliation_strings":["School of Electrical Engineering, Kookmin University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Kookmin University, Seoul, Korea","institution_ids":["https://openalex.org/I110273157"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5128736762","display_name":"Dai Yun","orcid":null},"institutions":[{"id":"https://openalex.org/I110273157","display_name":"Kookmin University","ror":"https://ror.org/0049erg63","country_code":"KR","type":"education","lineage":["https://openalex.org/I110273157"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Dai Yun","raw_affiliation_strings":["School of Electrical Engineering, Kookmin University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Kookmin University, Seoul, Korea","institution_ids":["https://openalex.org/I110273157"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5128706572","display_name":"Jihwan Mun","orcid":null},"institutions":[{"id":"https://openalex.org/I110273157","display_name":"Kookmin University","ror":"https://ror.org/0049erg63","country_code":"KR","type":"education","lineage":["https://openalex.org/I110273157"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jihwan Mun","raw_affiliation_strings":["School of Electrical Engineering, Kookmin University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Kookmin University, Seoul, Korea","institution_ids":["https://openalex.org/I110273157"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5128706765","display_name":"Kyeong-Sik Min","orcid":null},"institutions":[{"id":"https://openalex.org/I110273157","display_name":"Kookmin University","ror":"https://ror.org/0049erg63","country_code":"KR","type":"education","lineage":["https://openalex.org/I110273157"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Kyeong-Sik Min","raw_affiliation_strings":["School of Electrical Engineering, Kookmin University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Kookmin University, Seoul, Korea","institution_ids":["https://openalex.org/I110273157"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5128706765"],"corresponding_institution_ids":["https://openalex.org/I110273157"],"apc_list":{"value":2150,"currency":"USD","value_usd":2150},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.90222733,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":"109","issue":null,"first_page":"102698","last_page":"102698"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.000699999975040555,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.000699999975040555,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8349000215530396},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.7838000059127808},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.728600025177002},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7142000198364258},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6933000087738037},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6682000160217285},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.5282999873161316},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.49970000982284546},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.4945000112056732},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4860999882221222}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8349000215530396},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.7838000059127808},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.728600025177002},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7142000198364258},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6933000087738037},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6682000160217285},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.590399980545044},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.5282999873161316},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.49970000982284546},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.4945000112056732},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4860999882221222},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4708999991416931},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.45669999718666077},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.436599999666214},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.43479999899864197},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4138999879360199},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.3935000002384186},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.36309999227523804},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.36059999465942383},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3319000005722046},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.32179999351501465},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3215999901294708},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.3192000091075897},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.3167000114917755},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.2904999852180481},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.2824999988079071},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.2750999927520752},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.27469998598098755},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2727999985218048},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2702000141143799},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.25189998745918274}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/j.vlsi.2026.102698","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.vlsi.2026.102698","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5701707005500793,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2049146774","https://openalex.org/W2296476794","https://openalex.org/W2785473195","https://openalex.org/W3032943306","https://openalex.org/W4399566540","https://openalex.org/W4402727838","https://openalex.org/W4404564562","https://openalex.org/W4412624600"],"related_works":[],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-03-14T06:41:57.775601","created_date":"2026-03-12T00:00:00"}