{"id":"https://openalex.org/W7131275624","doi":"https://doi.org/10.1016/j.vlsi.2026.102689","title":"Design and Noise-Aware Validation of a Testable Dual-Edge Triggered Reversible D Flip-Flop Using IBM Quantum Qiskit Simulation","display_name":"Design and Noise-Aware Validation of a Testable Dual-Edge Triggered Reversible D Flip-Flop Using IBM Quantum Qiskit Simulation","publication_year":2026,"publication_date":"2026-02-24","ids":{"openalex":"https://openalex.org/W7131275624","doi":"https://doi.org/10.1016/j.vlsi.2026.102689"},"language":"en","primary_location":{"id":"doi:10.1016/j.vlsi.2026.102689","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.vlsi.2026.102689","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069258322","display_name":"Neeraj Kumar Misra","orcid":"https://orcid.org/0000-0002-7907-0276"},"institutions":[{"id":"https://openalex.org/I4210131147","display_name":"SRM University","ror":"https://ror.org/037skf023","country_code":"IN","type":"education","lineage":["https://openalex.org/I145286018","https://openalex.org/I4210131147"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Neeraj Kumar Misra","raw_affiliation_strings":["School of Electronics Engineering, VIT-AP University, Beside AP Secretariat, Amaravati, 522241, Andhra Pradesh, India"],"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, VIT-AP University, Beside AP Secretariat, Amaravati, 522241, Andhra Pradesh, India","institution_ids":["https://openalex.org/I4210131147"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043231239","display_name":"Nirupma Pathak","orcid":"https://orcid.org/0000-0003-3441-5987"},"institutions":[{"id":"https://openalex.org/I875944469","display_name":"Koneru Lakshmaiah Education Foundation","ror":"https://ror.org/02k949197","country_code":"IN","type":"education","lineage":["https://openalex.org/I875944469"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nirupma Pathak","raw_affiliation_strings":["Department of Computer Science and Engineering, Koneru Lakshmaiah Education Foundation, Green Fields, Guntur District, Vaddeswaram, Andhra Pradesh, 522502, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Koneru Lakshmaiah Education Foundation, Green Fields, Guntur District, Vaddeswaram, Andhra Pradesh, 522502, India","institution_ids":["https://openalex.org/I875944469"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126662562","display_name":"Seyed Sajad Ahmadpour","orcid":null},"institutions":[{"id":"https://openalex.org/I48912391","display_name":"Istanbul Technical University","ror":"https://ror.org/059636586","country_code":"TR","type":"education","lineage":["https://openalex.org/I48912391"]},{"id":"https://openalex.org/I67581229","display_name":"Istanbul University","ror":"https://ror.org/03a5qrr21","country_code":"TR","type":"education","lineage":["https://openalex.org/I67581229"]}],"countries":["TR"],"is_corresponding":true,"raw_author_name":"Seyed Sajad Ahmadpour","raw_affiliation_strings":["Department of Computer Engineering, Faculty of Engineering and Natural Science, Istanbul Atlas University, Istanbul, T\u00fcrkiye"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Faculty of Engineering and Natural Science, Istanbul Atlas University, Istanbul, T\u00fcrkiye","institution_ids":["https://openalex.org/I48912391","https://openalex.org/I67581229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077939275","display_name":"Murugaperumal Krishnamoorthy","orcid":"https://orcid.org/0000-0002-0203-0700"},"institutions":[{"id":"https://openalex.org/I1336731492","display_name":"Electronics Corporation of India","ror":"https://ror.org/00axkns98","country_code":"IN","type":"government","lineage":["https://openalex.org/I1336731492"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Murugaperumal Krishnamoorthy","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Vardhaman College of Engineering, Hyderabad-501218, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Vardhaman College of Engineering, Hyderabad-501218, India","institution_ids":["https://openalex.org/I1336731492"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058305469","display_name":"Mojtaba Noorallahzadeh","orcid":"https://orcid.org/0000-0002-0337-6324"},"institutions":[{"id":"https://openalex.org/I4210155764","display_name":"Islamic Azad University, Dezful Branch","ror":"https://ror.org/05d1wpf45","country_code":"IR","type":"education","lineage":["https://openalex.org/I110525433","https://openalex.org/I4210155764"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mojtaba Noorallahzadeh","raw_affiliation_strings":["Department of Computer Engineering, Dezful Branch, Islamic Azad University, Dezful, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Dezful Branch, Islamic Azad University, Dezful, Iran","institution_ids":["https://openalex.org/I4210155764"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021521188","display_name":"Mrinal Goswami","orcid":"https://orcid.org/0000-0001-5856-6830"},"institutions":[{"id":"https://openalex.org/I49068896","display_name":"Assam Down Town University","ror":"https://ror.org/039p5s648","country_code":"IN","type":"education","lineage":["https://openalex.org/I49068896"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mrinal Goswami","raw_affiliation_strings":["Programme of Computer Science and Engineering, Faculty of Engineering, Assam Down Town University, Sankar Madhab Path, Gandhi Nagar, Panikhaiti, Guwahati, Assam, India"],"affiliations":[{"raw_affiliation_string":"Programme of Computer Science and Engineering, Faculty of Engineering, Assam Down Town University, Sankar Madhab Path, Gandhi Nagar, Panikhaiti, Guwahati, Assam, India","institution_ids":["https://openalex.org/I49068896"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081267465","display_name":"Bandan Kumar Bhoi","orcid":"https://orcid.org/0000-0003-2916-2903"},"institutions":[{"id":"https://openalex.org/I185065464","display_name":"Veer Surendra Sai University of Technology","ror":"https://ror.org/02yghbg68","country_code":"IN","type":"education","lineage":["https://openalex.org/I185065464"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bandan Kumar Bhoi","raw_affiliation_strings":["Department of Electronics and Telecommunication, Veer Surendra Sai University of Technology, Burla, Sambalpur 768018, Odisha, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication, Veer Surendra Sai University of Technology, Burla, Sambalpur 768018, Odisha, India","institution_ids":["https://openalex.org/I185065464"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5126669550","display_name":"Sambit Satpathy","orcid":null},"institutions":[{"id":"https://openalex.org/I155125381","display_name":"Galgotias University","ror":"https://ror.org/02w8ba206","country_code":"IN","type":"education","lineage":["https://openalex.org/I155125381"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sambit Satpathy","raw_affiliation_strings":["Computer Science and Engineering, Galgotias College of Engineering and Technology, Greater Noida 201310, India"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, Galgotias College of Engineering and Technology, Greater Noida 201310, India","institution_ids":["https://openalex.org/I155125381"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5126662562"],"corresponding_institution_ids":["https://openalex.org/I48912391","https://openalex.org/I67581229"],"apc_list":{"value":2150,"currency":"USD","value_usd":2150},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.67779893,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"109","issue":null,"first_page":"102689","last_page":"102689"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.2831999957561493,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.2831999957561493,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.21899999678134918,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.07329999655485153,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/quantum-computer","display_name":"Quantum computer","score":0.6452999711036682},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5763000249862671},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5738000273704529},{"id":"https://openalex.org/keywords/quantum","display_name":"Quantum","score":0.4627000093460083},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.44850000739097595},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4377000033855438},{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.43540000915527344},{"id":"https://openalex.org/keywords/transmon","display_name":"Transmon","score":0.42570000886917114},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.40310001373291016},{"id":"https://openalex.org/keywords/qubit","display_name":"Qubit","score":0.3763999938964844}],"concepts":[{"id":"https://openalex.org/C58053490","wikidata":"https://www.wikidata.org/wiki/Q176555","display_name":"Quantum computer","level":3,"score":0.6452999711036682},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6074000000953674},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5763000249862671},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5738000273704529},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5264000296592712},{"id":"https://openalex.org/C84114770","wikidata":"https://www.wikidata.org/wiki/Q46344","display_name":"Quantum","level":2,"score":0.4627000093460083},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.44850000739097595},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4377000033855438},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.43540000915527344},{"id":"https://openalex.org/C2776222033","wikidata":"https://www.wikidata.org/wiki/Q7834688","display_name":"Transmon","level":4,"score":0.42570000886917114},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.40310001373291016},{"id":"https://openalex.org/C203087015","wikidata":"https://www.wikidata.org/wiki/Q378201","display_name":"Qubit","level":3,"score":0.3763999938964844},{"id":"https://openalex.org/C20274610","wikidata":"https://www.wikidata.org/wiki/Q185410","display_name":"Reversible computing","level":4,"score":0.36809998750686646},{"id":"https://openalex.org/C57528182","wikidata":"https://www.wikidata.org/wiki/Q1271842","display_name":"Miniaturization","level":2,"score":0.3675000071525574},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3659999966621399},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.36070001125335693},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.35269999504089355},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.34529998898506165},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.34450000524520874},{"id":"https://openalex.org/C58849907","wikidata":"https://www.wikidata.org/wiki/Q2118982","display_name":"Quantum gate","level":4,"score":0.33899998664855957},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.3327000141143799},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3319000005722046},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3255999982357025},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.31839999556541443},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3131999969482422},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3125999867916107},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.310699999332428},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.30959999561309814},{"id":"https://openalex.org/C124148022","wikidata":"https://www.wikidata.org/wiki/Q2122210","display_name":"Quantum circuit","level":5,"score":0.3027999997138977},{"id":"https://openalex.org/C126445297","wikidata":"https://www.wikidata.org/wiki/Q8065380","display_name":"NOR gate","level":4,"score":0.29600000381469727},{"id":"https://openalex.org/C169460222","wikidata":"https://www.wikidata.org/wiki/Q1206311","display_name":"Quantum logic","level":4,"score":0.290800005197525},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.2874999940395355},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.2768999934196472},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.2734000086784363},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.27079999446868896},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.2621999979019165},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.26109999418258667},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.25099998712539673}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/j.vlsi.2026.102689","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.vlsi.2026.102689","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1624138733","https://openalex.org/W1982907376","https://openalex.org/W2077960281","https://openalex.org/W2130488231","https://openalex.org/W2207678118","https://openalex.org/W2594848091","https://openalex.org/W2787836932","https://openalex.org/W2929331220","https://openalex.org/W2988225089","https://openalex.org/W3199271613","https://openalex.org/W4384024867","https://openalex.org/W4389239829","https://openalex.org/W4389274269","https://openalex.org/W4390702910","https://openalex.org/W4390959369","https://openalex.org/W4392581057","https://openalex.org/W4392595180","https://openalex.org/W4392900445","https://openalex.org/W4396792665","https://openalex.org/W4399735989","https://openalex.org/W4399909139","https://openalex.org/W4400937869","https://openalex.org/W4401418222","https://openalex.org/W4401722512","https://openalex.org/W4404350460","https://openalex.org/W4404372650","https://openalex.org/W4405885124"],"related_works":[],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-03-04T07:04:00.330322","created_date":"2026-02-25T00:00:00"}