{"id":"https://openalex.org/W7161142939","doi":"https://doi.org/10.1016/j.sysarc.2026.103841","title":"Recent developments in Transformer inference deployment on FPGA platforms: A survey","display_name":"Recent developments in Transformer inference deployment on FPGA platforms: A survey","publication_year":2026,"publication_date":"2026-05-15","ids":{"openalex":"https://openalex.org/W7161142939","doi":"https://doi.org/10.1016/j.sysarc.2026.103841"},"language":"en","primary_location":{"id":"doi:10.1016/j.sysarc.2026.103841","is_oa":true,"landing_page_url":"https://doi.org/10.1016/j.sysarc.2026.103841","pdf_url":null,"source":{"id":"https://openalex.org/S127660348","display_name":"Journal of Systems Architecture","issn_l":"1383-7621","issn":["1383-7621","1873-6165"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Systems Architecture","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1016/j.sysarc.2026.103841","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5136179377","display_name":"Arjan Blankestijn","orcid":"https://orcid.org/0009-0005-4628-7689"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Arjan Blankestijn","raw_affiliation_strings":["Computer Architecture for Embedded Systems, University of Twente, Enschede, The Netherlands"],"raw_orcid":"https://orcid.org/0009-0005-4628-7689","affiliations":[{"raw_affiliation_string":"Computer Architecture for Embedded Systems, University of Twente, Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024917187","display_name":"Uraz Odyurt","orcid":"https://orcid.org/0000-0003-1094-0234"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Uraz Odyurt","raw_affiliation_strings":["Faculty of Engineering Technology, University of Twente, Enschede, The Netherlands"],"raw_orcid":"https://orcid.org/0000-0003-1094-0234","affiliations":[{"raw_affiliation_string":"Faculty of Engineering Technology, University of Twente, Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040160722","display_name":"Amirreza Yousefzadeh","orcid":"https://orcid.org/0000-0002-2967-5090"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Amirreza Yousefzadeh","raw_affiliation_strings":["Computer Architecture for Embedded Systems, University of Twente, Enschede, The Netherlands"],"raw_orcid":"https://orcid.org/0000-0002-2967-5090","affiliations":[{"raw_affiliation_string":"Computer Architecture for Embedded Systems, University of Twente, Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5024917187"],"corresponding_institution_ids":["https://openalex.org/I94624287"],"apc_list":{"value":2550,"currency":"USD","value_usd":2550},"apc_paid":{"value":2550,"currency":"USD","value_usd":2550},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.650724,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"177","issue":null,"first_page":"103841","last_page":"103841"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.10679999738931656,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.10679999738931656,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.09300000220537186,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.07490000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.7921000123023987},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7285000085830688},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.6345000267028809},{"id":"https://openalex.org/keywords/transformer","display_name":"Transformer","score":0.5514000058174133},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.27639999985694885}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8823000192642212},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.7921000123023987},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7285000085830688},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.6345000267028809},{"id":"https://openalex.org/C66322947","wikidata":"https://www.wikidata.org/wiki/Q11658","display_name":"Transformer","level":3,"score":0.5514000058174133},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4797999858856201},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.367000013589859},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3434000015258789},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.29919999837875366},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.29649999737739563},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.27639999985694885},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.25870001316070557}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1016/j.sysarc.2026.103841","is_oa":true,"landing_page_url":"https://doi.org/10.1016/j.sysarc.2026.103841","pdf_url":null,"source":{"id":"https://openalex.org/S127660348","display_name":"Journal of Systems Architecture","issn_l":"1383-7621","issn":["1383-7621","1873-6165"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Systems Architecture","raw_type":"journal-article"},{"id":"pmh:oai:ris.utwente.nl:openaire/87501f52-190b-4181-8e52-c29ed68b2da7","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/87501f52-190b-4181-8e52-c29ed68b2da7","pdf_url":null,"source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Blankestijn, A, Odyurt, U & Yousefzadeh, A 2026, 'Recent developments in Transformer inference deployment on FPGA platforms : A Survey', Journal of systems architecture, vol. 177, 103841. https://doi.org/10.1016/j.sysarc.2026.103841","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.1016/j.sysarc.2026.103841","is_oa":true,"landing_page_url":"https://doi.org/10.1016/j.sysarc.2026.103841","pdf_url":null,"source":{"id":"https://openalex.org/S127660348","display_name":"Journal of Systems Architecture","issn_l":"1383-7621","issn":["1383-7621","1873-6165"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Systems Architecture","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321800","display_name":"Nederlandse Organisatie voor Wetenschappelijk Onderzoek","ror":"https://ror.org/04jsz6e67"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2343695530","https://openalex.org/W2798084934","https://openalex.org/W4386422402","https://openalex.org/W4386826409","https://openalex.org/W4401357692","https://openalex.org/W4401402799","https://openalex.org/W4402809032","https://openalex.org/W4404102506","https://openalex.org/W4406214400","https://openalex.org/W4406893597","https://openalex.org/W4409014852","https://openalex.org/W4415707388"],"related_works":[],"abstract_inverted_index":{"With":[0],"the":[1,7,15,50,108,141,154],"rapid":[2],"and":[3,36,74,101,113,129,136,140,156],"continuous":[4],"growth":[5],"in":[6,21],"incorporation":[8],"of":[9,52,90,144],"machine":[10],"learning":[11],"models":[12],"based":[13],"on":[14,119],"Transformer":[16,117],"architecture,":[17],"capable":[18,27],"deployment":[19,28,66],"is":[20,87],"high":[22],"demand.":[23],"In":[24],"this":[25],"context,":[26],"refers":[29],"to":[30,49,64],"operational":[31],"performance":[32],"aspects,":[33,42],"e.g.,":[34,43],"throughput":[35],"latency,":[37],"as":[38,40,69,148],"well":[39],"efficiency":[41],"energy":[44,97],"consumption.":[45],"When":[46],"it":[47],"comes":[48],"task":[51],"inference":[53,118],"using":[54],"such":[55,68,91],"models,":[56],"purpose-built":[57],"hardware":[58],"accelerators":[59],"provide":[60],"a":[61,124,149],"lucrative":[62],"alternative":[63,92],"common":[65],"choices,":[67],"Central":[70],"Processing":[71,76],"Units":[72,77],"(CPUs)":[73],"Graphics":[75],"(GPUs).":[78],"The":[79],"Field":[80],"Programmable":[81],"Gate":[82],"Array":[83],"(FPGA)":[84],"platforms":[85],"category":[86],"an":[88],"example":[89],"accelerators,":[93],"promising":[94],"implementation":[95,135],"flexibility,":[96],"efficiency,":[98],"improved":[99],"latency":[100],"suitability":[102],"for":[103,116,134,151],"on-site":[104],"deployment.":[105],"We":[106,122],"investigate":[107],"most":[109],"recent":[110],"advances,":[111],"trends,":[112],"design":[114],"choices":[115],"FPGA":[120],"platforms.":[121],"perform":[123],"systematic":[125],"literature":[126],"review,":[127],"extracting":[128],"delving":[130],"into":[131],"preferred":[132],"techniques":[133],"optimisation.":[137],"This":[138],"study":[139],"provided":[142],"taxonomy":[143],"topics":[145],"could":[146],"act":[147],"guide":[150],"researchers":[152],"from":[153],"academia":[155],"industry":[157],"alike.":[158]},"counts_by_year":[],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2026-05-15T00:00:00"}