{"id":"https://openalex.org/W4221167253","doi":"https://doi.org/10.1016/j.suscom.2026.101391","title":"VAR-DRAM: Variation-aware framework for efficient Dynamic Random Access Memory design","display_name":"VAR-DRAM: Variation-aware framework for efficient Dynamic Random Access Memory design","publication_year":2026,"publication_date":"2026-05-20","ids":{"openalex":"https://openalex.org/W4221167253","doi":"https://doi.org/10.1016/j.suscom.2026.101391"},"language":"en","primary_location":{"id":"doi:10.1016/j.suscom.2026.101391","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.suscom.2026.101391","pdf_url":null,"source":{"id":"https://openalex.org/S2764953436","display_name":"Sustainable Computing Informatics and Systems","issn_l":"2210-5379","issn":["2210-5379","2210-5387"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Sustainable Computing: Informatics and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["arxiv","crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2201.06853","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109547665","display_name":"Kaustav Goswami","orcid":null},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kaustav Goswami","raw_affiliation_strings":["University of California, Davis, CA, United States"],"raw_orcid":"https://orcid.org/0000-0002-6652-3029","affiliations":[{"raw_affiliation_string":"University of California, Davis, CA, United States","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090822984","display_name":"Hemanta Kumar Mondal","orcid":"https://orcid.org/0000-0002-9177-5260"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Hemanta Kumar Mondal","raw_affiliation_strings":["National Institute of Technology Durgapur, West Bengal, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Institute of Technology Durgapur, West Bengal, India","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048526628","display_name":"Shirshendu Das","orcid":"https://orcid.org/0000-0002-9232-4306"},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shirshendu Das","raw_affiliation_strings":["Indian Institute of Technology Hyderabad, Telanganaa, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Hyderabad, Telanganaa, India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002481103","display_name":"Dip Sankar Banerjee","orcid":"https://orcid.org/0000-0002-0476-1224"},"institutions":[{"id":"https://openalex.org/I154549908","display_name":"Indian Institute of Technology Jodhpur","ror":"https://ror.org/03yacj906","country_code":"IN","type":"education","lineage":["https://openalex.org/I154549908"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Dip Sankar Banerjee","raw_affiliation_strings":["Indian Institute of Technology Jodhpur, Rajasthan, India"],"raw_orcid":"https://orcid.org/0000-0002-0476-1224","affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Jodhpur, Rajasthan, India","institution_ids":["https://openalex.org/I154549908"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5109547665"],"corresponding_institution_ids":["https://openalex.org/I84218800"],"apc_list":{"value":3050,"currency":"USD","value_usd":3050},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.00028003,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"51","issue":null,"first_page":"101391","last_page":"101391"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9603800177574158},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.8061506152153015},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.7680106163024902},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7228544354438782},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6779395341873169},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.6526761054992676},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6456834077835083},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.592097818851471},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.45937904715538025},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45290595293045044},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.42064446210861206},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.29981324076652527},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2735821604728699},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.2281736433506012},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.2093406617641449},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.18002358078956604},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17237311601638794},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14277306199073792},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.14270177483558655}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9603800177574158},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.8061506152153015},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.7680106163024902},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7228544354438782},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6779395341873169},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.6526761054992676},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6456834077835083},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.592097818851471},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.45937904715538025},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45290595293045044},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.42064446210861206},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.29981324076652527},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2735821604728699},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.2281736433506012},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.2093406617641449},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.18002358078956604},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17237311601638794},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14277306199073792},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.14270177483558655},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1016/j.suscom.2026.101391","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.suscom.2026.101391","pdf_url":null,"source":{"id":"https://openalex.org/S2764953436","display_name":"Sustainable Computing Informatics and Systems","issn_l":"2210-5379","issn":["2210-5379","2210-5387"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Sustainable Computing: Informatics and Systems","raw_type":"journal-article"},{"id":"pmh:oai:arXiv.org:2201.06853","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2201.06853","pdf_url":"https://arxiv.org/pdf/2201.06853","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},{"id":"doi:10.48550/arxiv.2201.06853","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2201.06853","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2201.06853","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2201.06853","pdf_url":"https://arxiv.org/pdf/2201.06853","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4386903460","https://openalex.org/W2074922484","https://openalex.org/W1643962617","https://openalex.org/W2536264121","https://openalex.org/W2268596372","https://openalex.org/W2338545698","https://openalex.org/W2516517078","https://openalex.org/W4382618825","https://openalex.org/W3004383742","https://openalex.org/W4221167253"],"abstract_inverted_index":null,"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2022-04-03T00:00:00"}