{"id":"https://openalex.org/W1988565252","doi":"https://doi.org/10.1016/j.micpro.2006.07.001","title":"Automated framework for partitioning DSP applications in hybrid reconfigurable platforms","display_name":"Automated framework for partitioning DSP applications in hybrid reconfigurable platforms","publication_year":2006,"publication_date":"2006-07-30","ids":{"openalex":"https://openalex.org/W1988565252","doi":"https://doi.org/10.1016/j.micpro.2006.07.001","mag":"1988565252"},"language":"en","primary_location":{"id":"doi:10.1016/j.micpro.2006.07.001","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.micpro.2006.07.001","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018689567","display_name":"M.D. Galanis","orcid":"https://orcid.org/0000-0001-9330-0368"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"M.D. Galanis","raw_affiliation_strings":["VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece","[VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece]"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"[VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece]","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017987165","display_name":"A. Milidonis","orcid":"https://orcid.org/0000-0001-9408-2104"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"A. Milidonis","raw_affiliation_strings":["VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece","[VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece]"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"[VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece]","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006492102","display_name":"Georgios Theodoridis","orcid":"https://orcid.org/0000-0002-2015-108X"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"G. Theodoridis","raw_affiliation_strings":["Section of Electronics, Physics Department, Aristotle University, Thessalonica, Greece","Section of Electronics, Physics Department, Aristotle University, Thessalonica, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"Section of Electronics, Physics Department, Aristotle University, Thessalonica, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"Section of Electronics, Physics Department, Aristotle University, Thessalonica, Greece#TAB#","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043131021","display_name":"Dimitrios Soudris","orcid":"https://orcid.org/0000-0002-6930-6847"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"D. Soudris","raw_affiliation_strings":["VLSI Design Center, Electrical and Computer Engineering Department, Democritus University, Xanthi, Greece","VLSI Design Center, Electrical and Computer Engineering Department, Democritus University, Xanthi, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"VLSI Design Center, Electrical and Computer Engineering Department, Democritus University, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"VLSI Design Center, Electrical and Computer Engineering Department, Democritus University, Xanthi, Greece#TAB#","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112615786","display_name":"C.E. Goutis","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"C.E. Goutis","raw_affiliation_strings":["VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece","[VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece]"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"[VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Rio, Greece]","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5018689567"],"corresponding_institution_ids":["https://openalex.org/I174878644"],"apc_list":{"value":2200,"currency":"USD","value_usd":2200},"apc_paid":null,"fwci":0.857,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.72105752,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"31","issue":"1","first_page":"1","last_page":"14"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8741849064826965},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6007262468338013},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.5771718621253967},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5423709750175476},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5395696759223938},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44861239194869995},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4196361303329468},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3892746567726135}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8741849064826965},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6007262468338013},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.5771718621253967},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5423709750175476},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5395696759223938},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44861239194869995},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4196361303329468},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3892746567726135},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/j.micpro.2006.07.001","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.micpro.2006.07.001","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4300000071525574,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W49604031","https://openalex.org/W1559004190","https://openalex.org/W1974169079","https://openalex.org/W2002703587","https://openalex.org/W2022341273","https://openalex.org/W2025787141","https://openalex.org/W2034626564","https://openalex.org/W2071576608","https://openalex.org/W2098363613","https://openalex.org/W2105003917","https://openalex.org/W2109706810","https://openalex.org/W2110602765","https://openalex.org/W2117648684","https://openalex.org/W2125955295","https://openalex.org/W2128736314","https://openalex.org/W2129183345","https://openalex.org/W2135050419","https://openalex.org/W2138946897","https://openalex.org/W2140928152","https://openalex.org/W2141605988","https://openalex.org/W2158432356","https://openalex.org/W2169996458","https://openalex.org/W2477064431","https://openalex.org/W4250486818","https://openalex.org/W4285719527","https://openalex.org/W6639477102"],"related_works":["https://openalex.org/W1876592433","https://openalex.org/W2364622490","https://openalex.org/W2043132862","https://openalex.org/W2129019972","https://openalex.org/W2126857316","https://openalex.org/W2152074211","https://openalex.org/W1612076744","https://openalex.org/W1522032972","https://openalex.org/W2038220260","https://openalex.org/W1967938402"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}