{"id":"https://openalex.org/W7140140617","doi":"https://doi.org/10.1016/j.mejo.2026.107186","title":"PASO: A PVT-Aware device Sizing framework for OTA circuit with sub-block annotation-based parameter reduction","display_name":"PASO: A PVT-Aware device Sizing framework for OTA circuit with sub-block annotation-based parameter reduction","publication_year":2026,"publication_date":"2026-03-23","ids":{"openalex":"https://openalex.org/W7140140617","doi":"https://doi.org/10.1016/j.mejo.2026.107186"},"language":"en","primary_location":{"id":"doi:10.1016/j.mejo.2026.107186","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.mejo.2026.107186","pdf_url":null,"source":{"id":"https://openalex.org/S98831239","display_name":"Microelectronics Journal","issn_l":"1879-2391","issn":["1879-2391"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microelectronics Journal","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015187853","display_name":"Jinglin Han","orcid":"https://orcid.org/0000-0002-1777-2686"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinglin Han","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Beihang University, No. 37 Xueyuan Road, 100191, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University, No. 37 Xueyuan Road, 100191, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130406057","display_name":"Yanxi Li","orcid":null},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanxi Li","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Beihang University, No. 37 Xueyuan Road, 100191, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University, No. 37 Xueyuan Road, 100191, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130325906","display_name":"Haoyu Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haoyu Zhang","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Beihang University, No. 37 Xueyuan Road, 100191, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University, No. 37 Xueyuan Road, 100191, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130349944","display_name":"Yue Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yue Zhang","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Beihang University, No. 37 Xueyuan Road, 100191, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University, No. 37 Xueyuan Road, 100191, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"last","author":{"id":null,"display_name":"Peng Wang","orcid":"https://orcid.org/0000-0003-2006-408X"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Peng Wang","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Beihang University, No. 37 Xueyuan Road, 100191, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0003-2006-408X","affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University, No. 37 Xueyuan Road, 100191, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I82880672"],"apc_list":{"value":2370,"currency":"USD","value_usd":2370},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.49798915,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"173","issue":null,"first_page":"107186","last_page":"107186"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.273499995470047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.273499995470047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.06920000165700912,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.05889999866485596,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.8445000052452087},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.7189000248908997},{"id":"https://openalex.org/keywords/voltage-reduction","display_name":"Voltage reduction","score":0.37619999051094055},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.34880000352859497},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.2913999855518341},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.2754000127315521}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.8445000052452087},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.7189000248908997},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4706000089645386},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4092999994754791},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39309999346733093},{"id":"https://openalex.org/C2780745134","wikidata":"https://www.wikidata.org/wiki/Q7940751","display_name":"Voltage reduction","level":3,"score":0.37619999051094055},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.35409998893737793},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.34880000352859497},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.2913999855518341},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2867000102996826},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.2754000127315521},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2702000141143799},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.2667999863624573},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2578999996185303}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/j.mejo.2026.107186","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.mejo.2026.107186","pdf_url":null,"source":{"id":"https://openalex.org/S98831239","display_name":"Microelectronics Journal","issn_l":"1879-2391","issn":["1879-2391"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microelectronics Journal","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2147405597","https://openalex.org/W3121642476","https://openalex.org/W3160224470","https://openalex.org/W4297822266","https://openalex.org/W4389776171","https://openalex.org/W4404133626","https://openalex.org/W4404134159","https://openalex.org/W4408019906","https://openalex.org/W4409282632","https://openalex.org/W7109850186"],"related_works":[],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-05-16T06:04:12.930555","created_date":"2026-03-24T00:00:00"}