{"id":"https://openalex.org/W2048764341","doi":"https://doi.org/10.1016/j.mejo.2005.09.032","title":"A design flow for speeding-up dsp applications in heterogeneous reconfigurable systems","display_name":"A design flow for speeding-up dsp applications in heterogeneous reconfigurable systems","publication_year":2005,"publication_date":"2005-12-10","ids":{"openalex":"https://openalex.org/W2048764341","doi":"https://doi.org/10.1016/j.mejo.2005.09.032","mag":"2048764341"},"language":"en","primary_location":{"id":"doi:10.1016/j.mejo.2005.09.032","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.mejo.2005.09.032","pdf_url":null,"source":{"id":"https://openalex.org/S98831239","display_name":"Microelectronics Journal","issn_l":"1879-2391","issn":["1879-2391"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microelectronics Journal","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103487128","display_name":"Michalis D. Galanis","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Michalis D. Galanis","raw_affiliation_strings":["VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, 26500 Patras, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, 26500 Patras, Greece#TAB#","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111749213","display_name":"Athanassios Milidonis","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Athanassios Milidonis","raw_affiliation_strings":["VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, 26500 Patras, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, 26500 Patras, Greece#TAB#","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006176164","display_name":"Athanasios Kakarountas","orcid":"https://orcid.org/0000-0001-5431-2454"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Athanassios P. Kakarountas","raw_affiliation_strings":["VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, 26500 Patras, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, 26500 Patras, Greece#TAB#","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111773679","display_name":"Costas E. Goutis","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Costas E. Goutis","raw_affiliation_strings":["VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, 26500 Patras, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, 26500 Patras, Greece#TAB#","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5103487128"],"corresponding_institution_ids":["https://openalex.org/I174878644"],"apc_list":{"value":2370,"currency":"USD","value_usd":2370},"apc_paid":null,"fwci":0.265,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.58456758,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"37","issue":"6","first_page":"554","last_page":"564"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7728557586669922},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6986806988716125},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.6731398105621338},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5924466848373413},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.5910090208053589},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.5524406433105469},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5356826782226562},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5088163018226624},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.5074173808097839},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4463460147380829},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.43307065963745117},{"id":"https://openalex.org/keywords/jpeg-2000","display_name":"JPEG 2000","score":0.4112464189529419},{"id":"https://openalex.org/keywords/image-compression","display_name":"Image compression","score":0.2769721448421478},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.2461785078048706},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2239035964012146},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10047778487205505},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.08653518557548523}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7728557586669922},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6986806988716125},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.6731398105621338},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5924466848373413},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.5910090208053589},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.5524406433105469},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5356826782226562},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5088163018226624},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.5074173808097839},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4463460147380829},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.43307065963745117},{"id":"https://openalex.org/C69216139","wikidata":"https://www.wikidata.org/wiki/Q931783","display_name":"JPEG 2000","level":5,"score":0.4112464189529419},{"id":"https://openalex.org/C13481523","wikidata":"https://www.wikidata.org/wiki/Q412438","display_name":"Image compression","level":4,"score":0.2769721448421478},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.2461785078048706},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2239035964012146},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10047778487205505},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.08653518557548523},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/j.mejo.2005.09.032","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.mejo.2005.09.032","pdf_url":null,"source":{"id":"https://openalex.org/S98831239","display_name":"Microelectronics Journal","issn_l":"1879-2391","issn":["1879-2391"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microelectronics Journal","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Responsible consumption and production","score":0.49000000953674316,"id":"https://metadata.un.org/sdg/12"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"},{"id":"https://openalex.org/F4320323220","display_name":"Alexander S. Onassis Public Benefit Foundation","ror":"https://ror.org/017nq0d63"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W19379701","https://openalex.org/W1559004190","https://openalex.org/W1564398457","https://openalex.org/W1974169079","https://openalex.org/W2022341273","https://openalex.org/W2025787141","https://openalex.org/W2071576608","https://openalex.org/W2098363613","https://openalex.org/W2104683808","https://openalex.org/W2105003917","https://openalex.org/W2109706810","https://openalex.org/W2117648684","https://openalex.org/W2125955295","https://openalex.org/W2128736314","https://openalex.org/W2129183345","https://openalex.org/W2135050419","https://openalex.org/W2138946897","https://openalex.org/W2140928152","https://openalex.org/W2141605988","https://openalex.org/W2158432356","https://openalex.org/W2164939754","https://openalex.org/W2477064431","https://openalex.org/W2611950219","https://openalex.org/W4239726226","https://openalex.org/W4250486818","https://openalex.org/W6639477102"],"related_works":["https://openalex.org/W2931688134","https://openalex.org/W2377919138","https://openalex.org/W2378857091","https://openalex.org/W4256502920","https://openalex.org/W2550336342","https://openalex.org/W1854591799","https://openalex.org/W4245257593","https://openalex.org/W1528221867","https://openalex.org/W1969049073","https://openalex.org/W2760697131"],"abstract_inverted_index":null,"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}