{"id":"https://openalex.org/W7162850805","doi":"https://doi.org/10.1016/j.compeleceng.2026.111270","title":"A Novel Design Paradigm of Arbitrary R2-Parallel Pipelined, Radix-R Constant Rotator FFT Architectures","display_name":"A Novel Design Paradigm of Arbitrary R2-Parallel Pipelined, Radix-R Constant Rotator FFT Architectures","publication_year":2026,"publication_date":"2026-05-30","ids":{"openalex":"https://openalex.org/W7162850805","doi":"https://doi.org/10.1016/j.compeleceng.2026.111270"},"language":"en","primary_location":{"id":"doi:10.1016/j.compeleceng.2026.111270","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.compeleceng.2026.111270","pdf_url":null,"source":{"id":"https://openalex.org/S121340289","display_name":"Computers & Electrical Engineering","issn_l":"0045-7906","issn":["0045-7906","1879-0755"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computers and Electrical Engineering","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109014960","display_name":"Vijay Moni Varghese","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vijay Moni Varghese","raw_affiliation_strings":["Department of Micro and Nanoelectronics, School of Electronics Engineering, Vellore Institute of Technology, Vellore, 632014, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Micro and Nanoelectronics, School of Electronics Engineering, Vellore Institute of Technology, Vellore, 632014, India","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5137413006","display_name":"Kumaravel S.","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Kumaravel S.","raw_affiliation_strings":["Department of Micro and Nanoelectronics, School of Electronics Engineering, Vellore Institute of Technology, Vellore, 632014, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Micro and Nanoelectronics, School of Electronics Engineering, Vellore Institute of Technology, Vellore, 632014, India","institution_ids":["https://openalex.org/I876193797"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5137413006"],"corresponding_institution_ids":["https://openalex.org/I876193797"],"apc_list":{"value":3100,"currency":"USD","value_usd":3100},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.68142292,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"137","issue":null,"first_page":"111270","last_page":"111270"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.970300018787384,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.970300018787384,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.003100000089034438,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11873","display_name":"PAPR reduction in OFDM","score":0.003100000089034438,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.9419000148773193},{"id":"https://openalex.org/keywords/prime-factor-fft-algorithm","display_name":"Prime-factor FFT algorithm","score":0.6559000015258789},{"id":"https://openalex.org/keywords/split-radix-fft-algorithm","display_name":"Split-radix FFT algorithm","score":0.6281999945640564},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5958999991416931},{"id":"https://openalex.org/keywords/raders-fft-algorithm","display_name":"Rader's FFT algorithm","score":0.48579999804496765},{"id":"https://openalex.org/keywords/constant","display_name":"Constant (computer programming)","score":0.4763999879360199},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4471000134944916},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.3984000086784363}],"concepts":[{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.9419000148773193},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6751999855041504},{"id":"https://openalex.org/C77928272","wikidata":"https://www.wikidata.org/wiki/Q7243214","display_name":"Prime-factor FFT algorithm","level":5,"score":0.6559000015258789},{"id":"https://openalex.org/C103755468","wikidata":"https://www.wikidata.org/wiki/Q17103599","display_name":"Split-radix FFT algorithm","level":5,"score":0.6281999945640564},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5958999991416931},{"id":"https://openalex.org/C69598009","wikidata":"https://www.wikidata.org/wiki/Q7280126","display_name":"Rader's FFT algorithm","level":5,"score":0.48579999804496765},{"id":"https://openalex.org/C2777027219","wikidata":"https://www.wikidata.org/wiki/Q1284190","display_name":"Constant (computer programming)","level":2,"score":0.4763999879360199},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45210000872612},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4471000134944916},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.3984000086784363},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.3427000045776367},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.33980000019073486},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3386000096797943},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3264999985694885},{"id":"https://openalex.org/C34339180","wikidata":"https://www.wikidata.org/wiki/Q1325924","display_name":"Constant bitrate","level":4,"score":0.3163999915122986},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.3073999881744385},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.3021000027656555},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3021000027656555},{"id":"https://openalex.org/C4697666","wikidata":"https://www.wikidata.org/wiki/Q7857913","display_name":"Twiddle factor","level":5,"score":0.2759000062942505},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.27309998869895935},{"id":"https://openalex.org/C1370844","wikidata":"https://www.wikidata.org/wiki/Q5167446","display_name":"Cooley\u2013Tukey FFT algorithm","level":3,"score":0.2547000050544739},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.2506999969482422}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/j.compeleceng.2026.111270","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.compeleceng.2026.111270","pdf_url":null,"source":{"id":"https://openalex.org/S121340289","display_name":"Computers & Electrical Engineering","issn_l":"0045-7906","issn":["0045-7906","1879-0755"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computers and Electrical Engineering","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4437083601951599,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1994982988","https://openalex.org/W2800825291","https://openalex.org/W2907773570","https://openalex.org/W2912581040","https://openalex.org/W2951511654","https://openalex.org/W2952181615","https://openalex.org/W3096044061","https://openalex.org/W3179259833","https://openalex.org/W3205526476","https://openalex.org/W4313147184","https://openalex.org/W4385575061","https://openalex.org/W4393372356","https://openalex.org/W4403301082"],"related_works":[],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-05-31T06:17:41.828283","created_date":"2026-05-31T00:00:00"}