{"id":"https://openalex.org/W2075155130","doi":"https://doi.org/10.1016/0305-0548(75)90024-6","title":"A network model and conductor shape classification scheme for the macro-routing of digital printed circuit cards","display_name":"A network model and conductor shape classification scheme for the macro-routing of digital printed circuit cards","publication_year":1975,"publication_date":"1975-04-01","ids":{"openalex":"https://openalex.org/W2075155130","doi":"https://doi.org/10.1016/0305-0548(75)90024-6","mag":"2075155130"},"language":"en","primary_location":{"id":"doi:10.1016/0305-0548(75)90024-6","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0305-0548(75)90024-6","pdf_url":null,"source":{"id":"https://openalex.org/S173256270","display_name":"Computers & Operations Research","issn_l":"0305-0548","issn":["0305-0548","1873-765X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computers & Operations Research","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005481714","display_name":"Charles G. DeWald","orcid":null},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Charles G. DeWald","raw_affiliation_strings":["Operations Research Program, State University of New York at Buffalo, Buffalo, New York, U.S.A"],"affiliations":[{"raw_affiliation_string":"Operations Research Program, State University of New York at Buffalo, Buffalo, New York, U.S.A","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079722575","display_name":"Arnold C. Keller","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156279","display_name":"Calspan-University of Buffalo Research Center","ror":"https://ror.org/05hb9gz45","country_code":"US","type":"education","lineage":["https://openalex.org/I4210156279"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arnold C. Keller","raw_affiliation_strings":["Systems Research Department, Calspan Corporation, Buffalo, New York, U.S.A"],"affiliations":[{"raw_affiliation_string":"Systems Research Department, Calspan Corporation, Buffalo, New York, U.S.A","institution_ids":["https://openalex.org/I4210156279"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5005481714"],"corresponding_institution_ids":["https://openalex.org/I63190737"],"apc_list":{"value":3210,"currency":"USD","value_usd":3210},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20936151,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":"1","first_page":"27","last_page":"37"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/conductor","display_name":"Conductor","score":0.8614947199821472},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.8137539625167847},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6846814751625061},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.5357638597488403},{"id":"https://openalex.org/keywords/electrical-conductor","display_name":"Electrical conductor","score":0.517946183681488},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.4768558442592621},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4623137414455414},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.45868635177612305},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38528183102607727},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.28552931547164917},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24079567193984985},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16124826669692993},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15308791399002075},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.07735297083854675}],"concepts":[{"id":"https://openalex.org/C34800285","wikidata":"https://www.wikidata.org/wiki/Q5159395","display_name":"Conductor","level":2,"score":0.8614947199821472},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.8137539625167847},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6846814751625061},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.5357638597488403},{"id":"https://openalex.org/C202374169","wikidata":"https://www.wikidata.org/wiki/Q124291","display_name":"Electrical conductor","level":2,"score":0.517946183681488},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.4768558442592621},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4623137414455414},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.45868635177612305},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38528183102607727},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.28552931547164917},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24079567193984985},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16124826669692993},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15308791399002075},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.07735297083854675},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0305-0548(75)90024-6","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0305-0548(75)90024-6","pdf_url":null,"source":{"id":"https://openalex.org/S173256270","display_name":"Computers & Operations Research","issn_l":"0305-0548","issn":["0305-0548","1873-765X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computers & Operations Research","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W745069612","https://openalex.org/W1530352580","https://openalex.org/W1551635709","https://openalex.org/W1978667923","https://openalex.org/W1991174953","https://openalex.org/W1994043971","https://openalex.org/W2004229681","https://openalex.org/W2042304561","https://openalex.org/W2050155677","https://openalex.org/W2153580689","https://openalex.org/W4214872210","https://openalex.org/W4392612164","https://openalex.org/W6631389440","https://openalex.org/W6661124893"],"related_works":["https://openalex.org/W2154897855","https://openalex.org/W2773988189","https://openalex.org/W2249187501","https://openalex.org/W2393055178","https://openalex.org/W4232801483","https://openalex.org/W4248332891","https://openalex.org/W2130220682","https://openalex.org/W2187298936","https://openalex.org/W3120082514","https://openalex.org/W4241030107"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}