{"id":"https://openalex.org/W2023455730","doi":"https://doi.org/10.1016/0167-9260(94)90012-4","title":"On nominal delay minimization in LUT-based FPGA technology mapping","display_name":"On nominal delay minimization in LUT-based FPGA technology mapping","publication_year":1994,"publication_date":"1994-12-01","ids":{"openalex":"https://openalex.org/W2023455730","doi":"https://doi.org/10.1016/0167-9260(94)90012-4","mag":"2023455730"},"language":"en","primary_location":{"id":"doi:10.1016/0167-9260(94)90012-4","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0167-9260(94)90012-4","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102170602","display_name":"Jason Cong","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jason Cong","raw_affiliation_strings":["Computer Science Department, University of California, Los Angeles, CA 90024, USA","Computer Science Department , University of California , Los Angeles , CA , 90024 , USA"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, University of California, Los Angeles, CA 90024, USA","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Computer Science Department , University of California , Los Angeles , CA , 90024 , USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065378666","display_name":"Yuzheng Ding","orcid":"https://orcid.org/0000-0002-8510-4639"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuzheng Ding","raw_affiliation_strings":["Computer Science Department, University of California, Los Angeles, CA 90024, USA","Computer Science Department , University of California , Los Angeles , CA , 90024 , USA"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, University of California, Los Angeles, CA 90024, USA","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Computer Science Department , University of California , Los Angeles , CA , 90024 , USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5102170602"],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":{"value":2150,"currency":"USD","value_usd":2150},"apc_paid":null,"fwci":2.6458,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.88644053,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"18","issue":"1","first_page":"73","last_page":"94"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7771196961402893},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.6449270844459534},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5980178713798523},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5853849649429321},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5615989565849304},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5249509811401367},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.48886364698410034},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.43921196460723877},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.38903141021728516},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.3006916642189026},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.2758762836456299},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.08652862906455994}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7771196961402893},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.6449270844459534},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5980178713798523},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5853849649429321},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5615989565849304},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5249509811401367},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.48886364698410034},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.43921196460723877},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.38903141021728516},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.3006916642189026},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.2758762836456299},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.08652862906455994},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":6,"locations":[{"id":"doi:10.1016/0167-9260(94)90012-4","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0167-9260(94)90012-4","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.24.3049","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.24.3049","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ftp://ftp.cs.ucla.edu/tech-report/1994-reports/940022.ps.Z","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.32.264","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.32.264","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ballade.cs.ucla.edu/~cong/papers/integr94.ps.gz","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.32.3007","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.32.3007","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ballade.cs.ucla.edu/~cong/papers/fpga95.ps.gz","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.62.533","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.62.533","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cadlab.cs.ucla.edu/~cong/papers/fpga95.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.960.1325","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.960.1325","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cadlab.cs.ucla.edu/beta/cadlab/sites/default/files/publications/jourl_paper81.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1978998136","https://openalex.org/W2007984000","https://openalex.org/W2011039300","https://openalex.org/W2021513464","https://openalex.org/W2021709993","https://openalex.org/W2101952163","https://openalex.org/W2104232897","https://openalex.org/W2105715355","https://openalex.org/W2108539060","https://openalex.org/W2108914609","https://openalex.org/W2116677904","https://openalex.org/W2137806747","https://openalex.org/W2146722850","https://openalex.org/W2160671668","https://openalex.org/W3148768274","https://openalex.org/W6652551773","https://openalex.org/W6655734948","https://openalex.org/W6675413604","https://openalex.org/W6675772139","https://openalex.org/W6675952990","https://openalex.org/W6676353294","https://openalex.org/W6677312178","https://openalex.org/W6681635203","https://openalex.org/W6683722522"],"related_works":["https://openalex.org/W2114232017","https://openalex.org/W1927636319","https://openalex.org/W3015599398","https://openalex.org/W2188730438","https://openalex.org/W2792778858","https://openalex.org/W2367816239","https://openalex.org/W1997308464","https://openalex.org/W2123314372","https://openalex.org/W2114992783","https://openalex.org/W2097018473"],"abstract_inverted_index":null,"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}