{"id":"https://openalex.org/W2083404714","doi":"https://doi.org/10.1016/0167-9260(89)90034-5","title":"A reconfigurable wiring algorithm for three-layer maze routing","display_name":"A reconfigurable wiring algorithm for three-layer maze routing","publication_year":1989,"publication_date":"1989-08-01","ids":{"openalex":"https://openalex.org/W2083404714","doi":"https://doi.org/10.1016/0167-9260(89)90034-5","mag":"2083404714"},"language":"en","primary_location":{"id":"doi:10.1016/0167-9260(89)90034-5","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0167-9260(89)90034-5","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110226949","display_name":"F. Curatelli","orcid":null},"institutions":[{"id":"https://openalex.org/I83816512","display_name":"University of Genoa","ror":"https://ror.org/0107c5v14","country_code":"IT","type":"education","lineage":["https://openalex.org/I83816512"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Curatelli","raw_affiliation_strings":["Dipartimento di Ingegneria Biofisica ed Elettronica (DIBE), University of Genova- Via all'Opera Pia, 11a-16145 Genova, Italy","Univ. of Genova, Genoa, Italy#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Biofisica ed Elettronica (DIBE), University of Genova- Via all'Opera Pia, 11a-16145 Genova, Italy","institution_ids":["https://openalex.org/I83816512"]},{"raw_affiliation_string":"Univ. of Genova, Genoa, Italy#TAB#","institution_ids":["https://openalex.org/I83816512"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090102113","display_name":"P. Antognetti","orcid":null},"institutions":[{"id":"https://openalex.org/I83816512","display_name":"University of Genoa","ror":"https://ror.org/0107c5v14","country_code":"IT","type":"education","lineage":["https://openalex.org/I83816512"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Antognetti","raw_affiliation_strings":["Dipartimento di Ingegneria Biofisica ed Elettronica (DIBE), University of Genova- Via all'Opera Pia, 11a-16145 Genova, Italy","Univ. of Genova, Genoa, Italy#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Biofisica ed Elettronica (DIBE), University of Genova- Via all'Opera Pia, 11a-16145 Genova, Italy","institution_ids":["https://openalex.org/I83816512"]},{"raw_affiliation_string":"Univ. of Genova, Genoa, Italy#TAB#","institution_ids":["https://openalex.org/I83816512"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2150,"currency":"USD","value_usd":2150},"apc_paid":null,"fwci":1.4949,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.82136285,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":"2","first_page":"127","last_page":"149"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.8741770386695862},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.7622640132904053},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7393117547035217},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6006067991256714},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.5426746606826782},{"id":"https://openalex.org/keywords/routing-algorithm","display_name":"Routing algorithm","score":0.5217828750610352},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.512187659740448},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4760705828666687},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.43832096457481384},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4354485273361206},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43382686376571655},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3395339250564575},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.2251095473766327},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2213607132434845},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08090001344680786},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.068335622549057}],"concepts":[{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.8741770386695862},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.7622640132904053},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7393117547035217},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6006067991256714},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.5426746606826782},{"id":"https://openalex.org/C2984173633","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Routing algorithm","level":4,"score":0.5217828750610352},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.512187659740448},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4760705828666687},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.43832096457481384},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4354485273361206},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43382686376571655},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3395339250564575},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.2251095473766327},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2213607132434845},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08090001344680786},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.068335622549057},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1016/0167-9260(89)90034-5","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0167-9260(89)90034-5","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"},{"id":"pmh:oai:iris.unige.it:11567/184582","is_oa":false,"landing_page_url":"http://hdl.handle.net/11567/184582","pdf_url":null,"source":{"id":"https://openalex.org/S4377196291","display_name":"CINECA IRIS Institutial Research Information System (University of Genoa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I83816512","host_organization_name":"University of Genoa","host_organization_lineage":["https://openalex.org/I83816512"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W109661502","https://openalex.org/W1585284434","https://openalex.org/W1666015432","https://openalex.org/W1967575124","https://openalex.org/W1979569488","https://openalex.org/W2002330922","https://openalex.org/W2020498688","https://openalex.org/W2039661884","https://openalex.org/W2060243791","https://openalex.org/W2060595167","https://openalex.org/W2100366504","https://openalex.org/W2144483873","https://openalex.org/W2153580689","https://openalex.org/W2157211828","https://openalex.org/W2295732415","https://openalex.org/W6604431684","https://openalex.org/W6635099689","https://openalex.org/W6645381468","https://openalex.org/W6660490673","https://openalex.org/W6674914287","https://openalex.org/W6697376231"],"related_works":["https://openalex.org/W2130626635","https://openalex.org/W4250593837","https://openalex.org/W2167988973","https://openalex.org/W2123184590","https://openalex.org/W4249267380","https://openalex.org/W2040311870","https://openalex.org/W2081591578","https://openalex.org/W3152386622","https://openalex.org/W2014162718","https://openalex.org/W2140896055"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}