{"id":"https://openalex.org/W2085610189","doi":"https://doi.org/10.1016/0167-9260(89)90006-0","title":"A hardware accelerator for hierarchical VLSI routing","display_name":"A hardware accelerator for hierarchical VLSI routing","publication_year":1989,"publication_date":"1989-09-01","ids":{"openalex":"https://openalex.org/W2085610189","doi":"https://doi.org/10.1016/0167-9260(89)90006-0","mag":"2085610189"},"language":"en","primary_location":{"id":"doi:10.1016/0167-9260(89)90006-0","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0167-9260(89)90006-0","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036733255","display_name":"C.P. Ravikumar","orcid":"https://orcid.org/0000-0003-0809-5545"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"C.P. RaviKumar","raw_affiliation_strings":["Department of EE-Systems, University of Southern California, Los Angeles, CA 90089-0781, U.S.A","University of Southern California , Los Angeles#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of EE-Systems, University of Southern California, Los Angeles, CA 90089-0781, U.S.A","institution_ids":[]},{"raw_affiliation_string":"University of Southern California , Los Angeles#TAB#","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030281046","display_name":"S. Sastry","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sarma Sastry","raw_affiliation_strings":["Department of EE-Systems, University of Southern California, Los Angeles, CA 90089-0781, U.S.A","University of Southern California , Los Angeles#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of EE-Systems, University of Southern California, Los Angeles, CA 90089-0781, U.S.A","institution_ids":[]},{"raw_affiliation_string":"University of Southern California , Los Angeles#TAB#","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5036733255"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":{"value":2150,"currency":"USD","value_usd":2150},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.19546817,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":"3","first_page":"283","last_page":"302"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7877590656280518},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7410339713096619},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.7077827453613281},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6646591424942017},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6593798995018005},{"id":"https://openalex.org/keywords/hierarchical-routing","display_name":"Hierarchical routing","score":0.41930657625198364},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.40331554412841797},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3314884603023529},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.17235827445983887},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16713234782218933}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7877590656280518},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7410339713096619},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.7077827453613281},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6646591424942017},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6593798995018005},{"id":"https://openalex.org/C177818476","wikidata":"https://www.wikidata.org/wiki/Q12878103","display_name":"Hierarchical routing","level":5,"score":0.41930657625198364},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.40331554412841797},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3314884603023529},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.17235827445983887},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16713234782218933}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/0167-9260(89)90006-0","is_oa":false,"landing_page_url":"https://doi.org/10.1016/0167-9260(89)90006-0","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W4694820","https://openalex.org/W239283595","https://openalex.org/W1520460310","https://openalex.org/W1577506665","https://openalex.org/W1655990431","https://openalex.org/W1970112123","https://openalex.org/W1988685045","https://openalex.org/W2003354062","https://openalex.org/W2049828765","https://openalex.org/W2064086982","https://openalex.org/W2075982927","https://openalex.org/W2093012666","https://openalex.org/W2146939226","https://openalex.org/W2186799393","https://openalex.org/W2319391015","https://openalex.org/W6600180790","https://openalex.org/W6663008904","https://openalex.org/W6669628862"],"related_works":["https://openalex.org/W2127180614","https://openalex.org/W4235531327","https://openalex.org/W4205718258","https://openalex.org/W2059364457","https://openalex.org/W1603115038","https://openalex.org/W1964344619","https://openalex.org/W2163233359","https://openalex.org/W2097998432","https://openalex.org/W4238466892","https://openalex.org/W2177095534"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
